



CMOS

Nanoelectronics

INNOVATIVE DEVICES,

ARCHITECTURES,


AND APPLICATIONS

edited by
Nadine Collaert



CMOS

Nanoelectronics



CMOS

Nanoelectronics

INNOVATIVE DEVICES.

ARCHITECTURES.

AND APPLICATIONS

edited by
Nadine Collaert

PAN STANFORD  PUBLISHING

TSMC Exhibit 1008

CRC Press
Taylor & Francis Group
6000 Broken Sound Parkway NW, Suite 300
Boca Raton, FL 33487-2742

© 2012 by Taylor & Francis Group, LLC
CRC Press is an imprint of Taylor & Francis Group, an Informa business

No claim to original U.S. Government works
Version Date: 20120829

International Standard Book Number-13: 978-9-81-436-403-1 (eBook - PDF)

This book contains information obtained from authentic and highly regarded sources. Reasonable efforts have been made to publish reliable data and information, but the author and publisher cannot assume responsibility for the validity of all materials or the consequences of their use. The authors and publishers have attempted to trace the copyright holders of all material reproduced in this publication and apologize to copyright holders if permission to publish in this form has not been obtained. If any copyright material has not been acknowledged please write and let us know so we may rectify in any future reprint.

Except as permitted under U.S. Copyright Law, no part of this book may be reprinted, reproduced, transmitted, or utilized in any form by any electronic, mechanical, or other means, now known or hereafter invented, including photocopying, microfilming, and recording, or in any information storage or retrieval system, without written permission from the publishers.

For permission to photocopy or use material electronically from this work, please access www.copyright.com (<http://www.copyright.com/>) or contact the Copyright Clearance Center, Inc. (CCC), 222 Rosewood Drive, Danvers, MA 01923, 978-750-8400. CCC is a not-for-profit organization that provides licenses and registration for a variety of users. For organizations that have been granted a photocopy license by the CCC, a separate system of payment has been arranged.

Trademark Notice: Product or corporate names may be trademarks or registered trademarks, and are used only for identification and explanation without intent to infringe.

Visit the Taylor & Francis Web site at
<http://www.taylorandfrancis.com>

and the CRC Press Web site at
<http://www.crcpress.com>

Contents

Preface xv

I. Integration of Multi-Gate Devices (FinFET)

1 Introduction to Multi-Gate Devices and Integration Challenges 3

Nadine Collaert

1.1 Introduction 3

1.2 It Is All in the Lambda ... 5

1.2.1 Where do These Short-Channel Effects Come From? 6

1.3 SOI MuGFET Versus Bulk MuGFET 9

1.4 A Typical MuGFET Process Flow 11

1.4.1 Challenges 12

1.4.1.1 Fin width patterning 12

1.4.1.2 Work function engineering 15

1.4.1.3 Access resistance 17

1.4.1.4 Strain engineering 19

1.5 From MuGFET to Nanowires 21

1.6 Conclusions 22

2 Dry Etching Patterning Requirements for Multi-Gate Devices 29

*Efraín Altamirano-Sánchez, Tom Vandeweyer,
and Werner Boullart*

2.1 Introduction 29

2.2 Fin Patterning Strategy 32

2.2.1 Patterning Stack 33

2.3 Fin Patterning: Dry Etching Process Development 35

5.3.3.2	Exploiting correlations	204
5.3.4	Impact of FinFET Design on I.E.R-Induced Variability	206
5.3.4.1	Number of fins, crystal orientation and WF engineering	207
5.3.4.2	Doping profiles and role of the extensions	208
5.4	Impact of Variability at the Circuit Level	214
5.4.1	Simulation Approach and SRAM Stability Metrics	215
5.4.2	FinFET-Based SRAM Design	217
5.4.3	Hold, Read and Write Operating Conditions	219
5.4.4	SRAM Stability vs. Cell Sizing	220
5.4.5	SRAM Stability vs. Crystal Orientation	222
5.4.6	SRAM Stability vs. Gate Stack	223
5.5	Conclusions	225
6	Specific Features of MuGFETs at High Temperatures over a Wide Frequency Range	233
	<i>Valeriya Kilchytska, Jean-Pierre Raskin, and Denis Flandre</i>	
6.1	Introduction	233
6.2	Devices, Measurements and Simulation Details	234
6.3	Threshold Voltage	236
6.4	Subthreshold Slope	240
6.5	On-to-Off Current Ratio, I_{on}/I_{off}	246
6.6	Analog and RF Applications	248
6.6.1	Maximum Transconductance-to-Drain Current Ratio, G_m/I_{dmax}	248
6.6.2	G_m/I_d , Early Voltage and Intrinsic Gain	249
6.6.3	Transconductance Maximum, G_{mmax}	252
6.6.4	f_T , f_{max}	256
6.7	Conclusions	256
7	ESD Protection in FinFET Technology	261
	<i>Steven Thijs</i>	
7.1	Introduction	261
7.2	Brief Introduction to ESD	262

2.3.1	Process for Fin Patterning on a Multi-Gate Architecture (193 nm Lithography)	35
2.3.2	Process for Fin Patterning with a 90 nm Fin Pitch for a 22 nm Node 6T-SRAM Cell (193i)	38
2.3.2.1	Fin critical dimension control	41
2.3.2.2	Control of the sidewall roughness	42
2.3.2.3	Fin profile optimization	46
2.3.3	Process for Fin Patterning for a Sub-22 nm and 16 nm Node 6T-SRAM Cell (EUVL)	50
3	High-<i>k</i> Dielectrics and Metal Gate Electrodes on SOI MuGFETs	57
	<i>Isabelle Ferain</i>	
3.1	Gate Electrodes in MuGFETs	58
3.1.1	ITRS Requirements	58
3.1.2	Metal Gates for MuGFETs	60
3.1.2.1	MOCVD TiN	62
3.1.2.2	ALD TiN	64
3.1.2.3	PE-ALD TiN	65
3.1.3	Gate Stack Processing	66
3.1.3.1	Pattern transfer	66
3.1.3.2	Polysilicon patterning	66
3.1.3.3	Hard mask removal	68
3.1.3.4	Metal Gate patterning	69
3.1.4	Polysilicon Corrosion	69
3.1.4.1	Polysilicon corrosion enhancing factors	70
3.1.4.2	Impact on device scalability	71
3.1.4.3	Impact on threshold voltage	72
3.2	Multiple- V_T Implementation	74
3.2.1	Introduction	74
3.2.2	Channel Modification	77
3.2.2.1	Experimental conditions	77
3.2.2.2	V_T and W_{fin} dependence	78
3.2.2.3	Device performance	78
3.2.2.4	Advantages	80
3.2.2.5	Limitations	81
3.2.3	Metal/Oxide Interface Modification	81

3.2.3.1	Interface dipole model: introduction	81
3.2.3.2	Implantation-based interface modification	82
3.2.3.3	Gate dielectric nitridation	86
3.2.3.4	Dielectric capping layers	91
3.2.4	Metal Gate Modification	105
3.2.4.1	Metal-inserted capping layers	105
3.2.4.2	Metal thickness-induced V_{fb} shift	110
3.3	Flat Band Voltage Extraction in SOI MuGFETs	117
3.3.1	Work Function Assessment on MOS Structures	118
3.3.1.1	Internal photoemission method	118
3.3.1.2	Flat-band voltage vs. EOT method	119
3.3.1.3	Fowler–Nordheim transition-based method	122
3.3.1.4	Band alignment measurement	123
3.3.2	EVB Tunneling and Band Alignment (nFETs)	124
3.3.2.1	EVB tunneling-based metric: definition	124
3.3.2.2	Metric independence on EOT	127
3.3.2.3	Application to n-MOSFETs	127
3.3.2.4	Extension to p-MOSFETs	128
3.3.2.5	Limitations	130
3.3.3	Gate Leakage Derivative-Based Method	130
3.3.3.1	Band alignment and metric definition	130
3.3.3.2	Comparison with the EVB tunneling-defined method	131
3.3.4	The Fully Depleted Floating Body MuGFET Case	133
3.3.4.1	Framework and constraints	133
3.3.4.2	Flat band voltage extraction	134
3.3.4.3	Limitations	136
4	Doping, Contact and Strain Architectures for Highly Scaled FinFETs	149
	<i>Robert Lander</i>	
4.1	Introduction	149

4.1.1	Scaling Issues for Planar CMOS Junctions	150
4.1.2	The FinFET Architecture	152
4.1.3	Performance-Leakage Trade-Offs for Fully Depleted FinFETs	153
4.2	FinFET Device Process Sequence	157
4.3	Extension and Halo Formation	158
4.3.1	Pitch Constraints and Conformal Doping for Extensions	159
4.3.2	Dopant Incorporation by Ion Implantation	161
4.3.3	Alternatives to Ion Implantation	162
4.3.3.1	Plasma doping	162
4.3.3.2	Vapor phase doping	162
4.3.3.3	Epi tip	163
4.3.4	Dopant Retention	163
4.3.5	Dopant Activation	164
4.4	Spacer Formation	168
4.5	Selective Epitaxial Growth, HDD and Salicidation	170
4.5.1	Self-Aligned Silicidation	170
4.5.2	The Doping-Less Transistor?	173
4.5.3	Selective Epitaxial Growth	173
4.5.4	Highly Doped Drain Formation	176
4.6	Channel Strain	176

II. Circuit-Related Aspects

5	Variability and Its Implications for FinFET SRAM	185
	<i>Emanuele Baravelli, Luca De Marchi, and Nicolò Speciale</i>	
5.1	Introduction	186
5.2	Modeling Variation Sources at the Physical Level	190
5.2.1	LER Metrology	191
5.2.2	TCAD Representation of LER	193
5.3	Impact of Variability at the Device Level	194
5.3.1	Simulation Approach	194
5.3.2	Assessment of LER Contributions to Electrical Fluctuations	197
5.3.3	Correlation Analysis and Comparison of LER Simulation Approaches	200
5.3.3.1	Correlation study	200

7.2.1	Basic ESD Protection Devices	264
7.2.2	Transmission Line Pulsing (TLP) Measurements	266
7.3	Normalization Methodology	267
7.4	Geometrical Dependencies	269
7.4.1	MOS Devices — Parasitic Bipolar Mode	269
7.4.1.1	Gate length dependence	271
7.4.1.2	Fin width dependence	277
7.4.1.3	Number of fins dependence	282
7.4.2	Gated Diodes	285
7.4.2.1	Gate length dependence	286
7.4.2.2	Fin width dependence	287
7.5	Process Technology Dependencies	288
7.5.1	Selective Epitaxial Growth	288
7.5.2	Silicide Blocking	292
7.5.3	Strain	294
7.6	Conclusions	297

III. Exploratory Devices and Characterization Tools

8	The Junctionless Nanowire Transistor	303
	<i>Bart Sorée, Anh-Tuan Pham, Dries Sels, and Wim Magnus</i>	
8.1	Introduction	304
8.2	Basic Working Principles of the Junctionless Nanowire Transistor	307
8.3	Analytical Model for Long and Thick Nanowires	310
8.3.1	The Abrupt Depletion Approximation	310
8.3.2	The Gradual Channel Approximation: Current Above Threshold	312
8.3.2.1	Flatband condition: $V_G = 0$	314
8.3.2.2	Depletion: $V_G < 0$	315
8.3.3	Subthreshold Current	315
8.3.4	Discussion	316
8.4	Low-Field Mobility Modeling for Long Thin Junctionless Nanowires	318
8.4.1	Quantum Mechanical Electronic Structure of the Junctionless Nanowire	319

8.4.1.1	Flatband condition	320
8.4.1.2	Full depletion or pinch-off condition	322
8.4.2	Low Field Mobility and Scattering Mechanisms	323
8.5	Ballistic Transport in Ultrashort Thin Junctionless Nanowires	325
8.5.1	Schrödinger-Poisson Problem	325
8.5.2	Equivalence of the Junctionless (Pinch-Off) and Inversion Mode MOSFET Nanowire	327
8.6	Advanced Transport Modelling of the Junctionless Nanowire Transistor	330
8.6.1	The Poisson-Schrödinger Problem	330
8.6.2	The Boltzmann Transport Equation	332
8.6.3	Results	333
9	The Variational Principle: A Valuable Ally Assisting the Self-Consistent Solution of Poisson's Equation and Semi-Classical Transport Equations	339
	<i>Wim Magnus, Hamilton Carrillo-Nuñez, and Bart Sorée</i>	
9.1	Introduction	340
9.2	The Electromagnetic Field: Lagrangian and Action	342
9.3	The Principle of Least Action for Self-Consistent Solutions	343
9.4	Ballistic Current in a Si Nanowire Transistor	346
9.4.1	Hamiltonian and Electronic Structure	347
9.4.2	Distribution Function, Kinetic and Constitutive Equations	349
9.4.3	Action Functional and Numerical Algorithm	351
9.4.4	Some Results	354
9.5	Outlook	357
10	New Tools for the Direct Characterisation of FinFETS	361
	<i>G. C. Tettnmanzi, A. Paul, S. Lee, G. Klimeck, and S. Rogge</i>	
10.1	Introduction	361
10.2	Transport in Doped N-FinFETS	362
10.2.1	Thermionic Emission in Doped FinFET Devices	363

10.2.2	Analysis of the Thermionic Regime (High Temperatures)	365
10.2.3	Analysis of the Coulomb Blockade Regime (Low Temperatures)	365
10.2.4	Interpretation of the Results	367
10.2.5	The Corner Effect	368
10.2.6	Temperature Dependence of the Conductance Peaks	368
10.2.7	Conclusion	369
10.3	Transport in Undoped N-FinFETs	369
10.3.1	Introduction to Transport in Undoped Devices	370
10.3.2	Experimental Results	370
10.3.3	Evolution of the Barrier Height with Gate Voltage	372
10.3.3.1	Capacitive coupling	372
10.3.4	Evolution of the Active Cross Section with Gate Voltage	374
10.3.5	Comparison with Simulation	375
10.3.6	Conclusion	377
10.4	Interface Trap Density Metrology of Undoped N-FinFETs	377
10.4.1	Introduction	377
10.4.2	Aim	379
10.4.3	New Implementation of Interface Trap Metrology	380
10.4.4	Device and Experimental Details	380
10.4.5	Modeling Approach	381
10.4.6	Extraction of Barrier Height and the Active Cross Area Section	382
10.4.7	Trap Extraction Methods	383
10.4.7.1	Method I: D_{it} from active area	384
10.4.7.2	Method II: D_{it} from barrier control	385
10.4.7.3	Limitations of the methods	387
10.4.8	Results and Discussion	387
10.4.8.1	Temperature dependence of the barrier height	387

10.4.8.2	Evolution of the barrier height and of the active cross-section area with V_G	389
10.4.8.3	Trap density evaluation	390
10.4.8.4	Discussion of the two methods and D_{it} trends	393
10.4.9	Current Distribution	394
10.4.10	Conclusion	395
10.5	Final Conclusions	396
11	Dopant Metrology in Advanced FinFETs	399
	<i>G. Lansbergen, R. Rahman, G. C. Tettamanzi, J. Verduijn, L. C. L. Hollenberg, G. Klimeck, and S. Rogge</i>	
11.1	Introduction	399
11.2	Recent Progress in Donor Spectroscopy	400
11.3	Transport-Based Dopant Metrology in Advanced FinFETS	401
11.4	Devices	402
11.5	Results	408
11.6	Conclusions	409
	<i>Index</i>	413

Chapter 1

Introduction to Multi-Gate Devices and Integration Challenges

Nadine Collaert

IMEC, Kapeldreef 75, 3001 Heverlee, Belgium
collaert@imec.be

1.1 Introduction

In May 2011 Intel announced the introduction of the tri-gate architecture at the 22 nm technology node [1]. As such, Intel was the first big player in the semiconductor industry to use a 3D device, going from a pure 2D structure that had been introduced in 1960 [2] and that had basically not changed much during almost five decades of scaling to a new device architecture that was still a MOSFET but with some new complexities and advantages: in this architecture the gate is wrapped around a thin conducting channel, also called “fin.”

Tri-gate or multi-gate devices (MuGFET) in general have been the subject of much research, especially over the last 10 years. Until Intel’s announcement there was still a big debate at what technology node and, if ever, they would be introduced.

The first double-gate device, called XMOS, was proposed by the Electrotechnical Laboratory (ETL) under the Agency for Industrial Science and Technology (former AIST) in 1984 [3]. The paper demonstrated that significant reduction of short-channel effects (SCE) can be achieved by considering a fully depleted channel with more than one gate. By the end of the 1980s more publications had appeared introducing different multi-gate architectures, amongst them the Gate-All-Around (GAA) transistor [4] and the DELTA FET [5]. However, although most structures demonstrated superior electrostatics as compared to the standard bulk devices, it never came to a real breakthrough at that time.

The renewed interest was triggered by a publication at the International Electron Devices Meeting (IEDM) 1998 [6]. Although the device architecture, called FinFET (Fin Field Effect Transistor), was pretty much the same as in [5], it came at a time when CMOS scaling started to become much more challenging. The era of "happy scaling" was over: with the 90 nm technology node, leakage reduction started to become extremely challenging. So the time was right to put this device architecture in the picture again.

Many different flavors of FinFETs have been proposed over the last decade and typically they can be classified in terms of number of gates or channels and fin aspect ratio: pi-gate [7], omega gate [8] and tri-gate [9].

An overview of the most important multi-gate architectures, based on the FinFET concept, is shown and compared in Fig. 1.1. The figure shows device architectures fabricated on silicon-on-insulator (SOI) substrates; however, as we will see later, standard bulk substrates can be used as well to realize these devices. In the remainder of the chapter, we will also refer to the FinFET-based multi-gate devices as MuGFETs.

Next to FinFETs and vertical transistors [10], which can be seen as GAA, planar double-gate structures have been proposed: the silicon-on-nothing (SON) architecture [11] and the use of wafer bonding [12]. A quasi double-gate device that has gained a lot of interest lately is the ultra-thin buried oxide (UTBOX) fully depleted silicon-on-insulator (FDSOI). The BOX, scaled down to 10 nm and




Figure 1.1. Comparison of different device architectures, the devices are schematically presented after gate patterning: (a) the originally proposed FinFET was a double-gate device, having a thick insulator on the top channel, (b) tri-gate device as proposed by Intel with a 1:1 fin aspect ratio, (c) a pi-gate device, where the recess in the buried oxide or STI allows to create a quasi fourth gate; (d) a horizontal gate-all-around nanowire,

even below, allows back gate biasing with low voltages for tuning the device performance [13].

1.2 It Is All in the Lambda...

Why are these multi-gate devices so interesting? As already mentioned in Section 1.1, until the 90 nm technology node, CMOS scaling was pretty straightforward. It was mostly lithography driven, where with every new technology node the dimensions of the MOSFET were scaled down with a factor α and the voltages with a factor k . This is known as the "constant field" scaling and was first proposed by Dennard *et al.* in 1974 [14]. Gate oxide scaling, by far the most important way of boosting the device performance, reached its limit at the 90 nm technology node and material innovations like high- k /metal gates and mobility enhancement techniques were introduced. However, it was clear that it would become more and more difficult to keep the SCE like drain-induced barrier lowering (DIBL) and the degradation of the sub-threshold swing under control in a standard planar bulk device

1.2.1 Where do These Short-Channel Effects Come From?

The ideal MOSFET behavior is disturbed by the presence of the source and drain areas. For long channel devices, the impact is small and the threshold voltage V_T , off-state leakage I_{OFF} and the sub-threshold swing S are well defined and independent of the gate length and drain bias. As the channel length is scaled down, the shorter distance between source and drain will lower the potential barrier and make it dependent on the drain bias V_{DS} . A large barrier is mandatory in order to prevent the carriers from flowing to the drain when the transistor is switched off, i.e., when the gate voltage is (in absolute value) lower than $|V_T|$. This is shown in Fig. 1.2.

As a consequence V_T shows a typical roll-off behavior and DIBL increases. The latter is a measure for the V_{DS} dependency of the V_T and is defined as $DIBL = (V_T(V_{D2}) - V_T(V_{D1})) / (V_{D2} - V_{D1})$ with $V_{D1} < V_{D2}$. The latter is the case for an nMOS. Ideally the DIBL should be as low as possible because any reduction in V_T leads to increasing I_{OFF} and S (Fig. 1.3).

Multi-gate devices in general have more than one gate and allow increasing the gate control and thus the vertical electric field, thereby reducing the lateral field and the off-state leakage. In order to explain this, we will use the characteristic length lambda λ as a




Figure 1.2. Schematic presentation of the impact of the drain bias on the potential barrier of a long channel device and a short-channel device; the potential is taken at the interface between the channel and the gate dielectric. S = source and D = drain.




Figure 1.3. $I_{DS} - V_{GS}$ characteristics showing the impact of (a) L_G scaling and (b) the V_{DS} impact on the characteristics of short-channel devices (red curves). See also Color Insert.

figure of merit to compare different device architectures. The 3D Poisson equation is the fundamental electrostatic equation that can be used to derive the channel potential in semiconductor devices. It is usually simplified to its 2D form (Eq. 1.1).

$$\frac{\partial^2 \psi}{\partial x^2} + \frac{\partial^2 \psi}{\partial y^2} = \frac{-\rho}{\epsilon} \quad (1.1)$$

where Ψ represents the 2D electrical potential in the channel, ρ the total charge and ϵ the dielectric constant of the semiconductor used in the channel.

Many quasi 2D expressions of ψ can be found in literature, amongst them the equation that can be found below (Eq. 1.2):

$$\begin{aligned} \psi(x, y) = & \psi_0(y) + (V_{bi} + V_{DS} - \psi_0(y)) \frac{\sinh(\frac{x}{\lambda})}{\sinh(\frac{L_G}{\lambda})} \\ & + (V_{bi} - \psi_0(y)) \frac{\sinh(\frac{L_G - x}{\lambda})}{\sinh(\frac{L_G}{\lambda})} \end{aligned} \quad (1.2)$$

where ψ_0 is the long channel surface potential, V_{bi} the built-in potential, V_{DS} the drain bias, x is the position along the channel and L_G the gate length.

An important parameter in this equation is the characteristic length λ which represents the steepness or fall-off of the potential




Figure 1.4. Surface potential as a function of a position x along the channel; the characteristic or natural length λ is indicated. See also Color Insert.

as shown in Fig. 1.4. A smaller λ will give rise to a steeper potential and thus lower SCE. As a rule of thumb $L \gg 2\lambda$ is needed to keep SCE under control.

Parameter λ results from the boundary conditions and is different for different device architectures (Table 1.1).

Table 1.1 clearly shows that SCE in planar devices can be reduced by either increasing the channel doping N_{SUB} (through X_{dep}) or reducing the gate dielectric thickness. Introduction of higher k

Table 1.1. Comparison of the characteristic length for various architectures; t_{ox} = gate dielectric thickness, ϵ_{ox} = permittivity of the gate dielectric, ϵ_{Si} = permittivity of the semiconductor (in this case Si), X_{dep} = maximum depletion depth and t_{Si} = Si film thickness.

Device architecture	Characteristic length λ
Planar bulk	$\lambda = \sqrt{\frac{\epsilon_{\text{Si}}}{\epsilon_{\text{ox}}} t_{\text{ox}} X_{\text{dep}}}$
FDSOI	$\lambda = \sqrt{\frac{\epsilon_{\text{Si}}}{\epsilon_{\text{ox}}} t_{\text{ox}} t_{\text{Si}}}$
Double gate	$\lambda = \sqrt{\frac{\epsilon_{\text{Si}}}{2\epsilon_{\text{ox}}} t_{\text{ox}} t_{\text{Si}}}$
Tri-gate	$\lambda \approx \sqrt{\frac{\epsilon_{\text{Si}}}{3\epsilon_{\text{ox}}} t_{\text{ox}} t_{\text{Si}}}$
Gate all-around of quadruple gate	$\lambda \approx \sqrt{\frac{\epsilon_{\text{Si}}}{4\epsilon_{\text{ox}}} t_{\text{ox}} t_{\text{Si}}}$
Cylindrical gate-all-around	$\lambda = \sqrt{\frac{2\epsilon_{\text{Si}} t_{\text{Si}}^2 \ln\left(1 + \frac{2t_{\text{ox}}}{t_{\text{Si}}}\right) + \epsilon_{\text{ox}} t_{\text{Si}}^2}{16\epsilon_{\text{ox}}}}$




Figure 1.5. The characteristic or natural length λ , is shown as function of the gate oxide thickness; in this case SiO_2 ($\epsilon_r = 3.9$) has been assumed; (a) planar devices with different channel doping N_{SUB} , (b) FDSOI with different Si film thickness t_{Si} , (c) double-gate and GAA devices are compared. See also Color Insert.

materials like HfO_2 as gate dielectric will also be beneficial since by increasing the dielectric permittivity ϵ_r , λ will be decreased. The depletion depth in fully depleted devices like FDSOI, double-gate, Gate-All-Around (GAA) is defined by the Si film thickness t_{Si} or fin width W_{FIN} , as such, the natural length can be reduced significantly as is shown in Fig. 1.5.

It is clear from Fig. 1.5 that t_{Si} and t_{ox} are interchangeable: going to thin-film devices will relax the scaling requirement for the gate dielectric and vice versa. The additional benefit of going from double gate devices to Tri-gate and GAA might seem small, but one needs to realize that these device architectures will be finally considered for the sub 22 nm technology nodes where every nm counts.

Apart from the natural length other figures of merit like the electrostatic integrity EI [15] have been proposed to compare architectures and provide guidelines for device design. As a rule of thumb, typically the minimum gate length for a FinFET device needs to fulfill $l_{gmin} \geq 1.5 W_{FIN}$ in order to have a good electrostatic control and reduce the SCE.

1.3 SOI MuGFET Versus Bulk MuGFET

A typical single fin SOI MuGFET is shown in Fig. 1.6. All relevant device dimensions are indicated. Increase of the total transistor width is usually done by patterning several fins in parallel.

FinFET-based multi-gate devices can be fabricated on SOI substrates but also on standard bulk substrates. This architecture was first proposed in 2003 [16]. Bulk FinFET uses a fabrication scheme very close to standard bulk processing. After the Shallow-Trench-Isolation (STI), the STI oxide is recessed in order to define the fin height H_{FIN} as is shown in Fig. 1.7. During active area patterning, hard mask (HM) and resist trimming are typically used




Figure 1.6. Schematic presentation of a single fin SOI MuGFET; the fin width W_{FIN} , fin height H_{FIN} , fin pitch and gate length L_{GATE} have been indicated.




Figure 1.7. Cross section TEM showing a bulk FinFET device with six fins in parallel; the recessed STI in between the fins is visible thereby defining the fin height H_{FIN} [17].




Figure 1.8. Schematic presentation of a bulk FinFET device indicating the fin/channel implantation profile; the implantation profile was obtained by TCAD process simulations [20]; in the cross section, the gate stack has been omitted. See also Color Insert.

to define the narrow fins. Well and ground plane (GP) implantations are used to reduce the leakage between transistors and between fins (Fig. 1.8). After gate stack deposition, the gate is patterned in such a way that it is wrapped around the top part of the active area.

The overall advantage of bulk FinFET is the lower cost of the substrate and the easy co-integration with standard planar bulk CMOS. The multi-gate architecture that will be used in Intel's 22 nm technology node is a bulk tri-gate device. Many other companies [18, 19] are actively looking into bulk FinFET for future technology nodes.

Finally, one needs to point out that Hisamoto's DELTA FET [5] was fabricated on a standard bulk substrate. However, local oxidation was used to finally isolate the channel from the underlying substrate.

1.4 A Typical MuGFET Process Flow

Figure 1.9 shows a schematic presentation of a MuGFET flow. For completeness, both the SOI and bulk MuGFET flows are shown. Apart from the fin patterning and channel implantations, both flows are identical from the gate patterning steps on. The figure




Figure 1.9. Schematic presentation of a MuGFET flow. Comparison between the SOI and bulk MuGFET flow has been made.

shows that the MuGFET fabrication follows a quite conventional Si processing. However, some specific process steps or modules will require additional restrictions and optimization, e.g., fin critical dimension (CD) control and fin height control. Next to that, process modules such as selective epitaxial growth of Si or SiGe (SEG), optional in planar bulk processing (as stressor), will be mandatory in MuGFET fabrication.

In the following sections, some of the technological challenges like fin patterning, workfunction engineering and strain engineering will be briefly addressed. In part I, some selected topics will be discussed in detail.

1.4.1 Challenges

1.4.1.1 Fin width patterning

One of the most important challenges in MuGFET integration is the formation of sub-10 nm wide fins. As we have seen in Section 1.2, narrow fins are required to fully benefit from the increased short-

channel control in multi-gate devices. A standard way of defining the fins is by optical lithography and dry etch. The MuGFET device layout can be very diverse depending on the application, for example, standalone single fins are used in the case of SRAMs while multiple fin devices with large source and drain pads are more suitable for ring-oscillators etc. Each of these different device layouts requires optimization of the lithography settings in order to control the fin width [21]. As such the development of a model-based Optical Proximity Correction (OPC) is needed.

The requirement at litho level is very stringent: assuming a target fin width of 10 nm and allowing a maximum variation in fin width of 10% in order to keep the maximum V_T shift at $L_{GATE} = 20$ nm smaller than 70 mV, this would mean that at litho level only a litho CD variation of 1.5% can be allowed taking into account a specific and constant etch bias (which is in this case 60 nm). However, this assumes that W_{FIN} variation is the main cause of V_T variability. Other important sources of variability are L_{GATE} and fin height H_{FIN} variations. The latter is especially important for bulk MuGFET. Figure 1.10 shows the $V_{T,lin}$ dependency on fin width and L_{GATE} . In this case, the results are for SOI MuGFETs. For short (< 70 nm) gates, the W_{FIN} dependency on $V_{T,lin}$ is found to be surprisingly weak, while for longer gate lengths, a strong $V_{T,lin}$ increase is observed, especially for narrow fins. This increase can be attributed to fin width fluctuations, as is confirmed by Monte Carlo simulations accounting for the quantum confinement. The largest impact on variability is seen for long gates and narrow fins. In Chapter 2, the trade-offs that need to be considered for fin patterning in high density circuits will be further detailed out.

An alternative fin fabrication technique is the spacer defined patterning technique. This technique can provide double and even quadruple fin density with less stringent lithography requirements [23]. In this case, a dummy pattern (typically SiGe or oxide) is defined and then spacers are formed next to the dummy pattern, which will eventually define the fin spacing. The dummy areas are removed selectively towards the spacers and the spacers are used as a hard mask during the formation of the fins. This can finally also be done in combination with optical lithography if, for example, large source/drain pads need to be patterned. A schematic




Figure 1.10. pMOS $V_{T,lin}$ vs. W_{FIN} for various L_{GATE} . The dashed line corresponds to the simulation of a device with $L_{GATE} = 110$ nm including W_{FIN} fluctuations [22].

view of the process flow is shown in Fig. 1.11. Although the processing is somewhat more complex and only allows patterning even number of fins, it has quite some advantages: it provides a more uniform pattern size, thereby reducing the fin width variability, and much higher device density than the current optical lithography. Devices and circuits with a fin pitch as small as 50 nm have been demonstrated in [23].

Apart from the ability to fabricate these narrow fins, metrology tools have to guarantee a high enough accuracy to measure features far below 10 nm. For example, a 5 nm accuracy error would correspond to a 30% change in CD when dealing with a 15 nm feature, which is unacceptable. Next to that, Line Width Roughness (LWR) and sidewall roughness have a direct impact on device performance. A robust metrology to characterize these elements in both development and production is required [24].




Figure 1.11. A schematic presentation of the spacer defined MuGFET process flow.

1.4.1.2 Work function engineering

Work function engineering relates to the V_T setting and tuning and will be discussed in more details in chapter three. The threshold voltage setting and tuning in planar devices is usually achieved by increasing or decreasing the channel implant, using halo implantations for the short gate lengths, scaling the gate dielectric or using a metal gate to tune the work function (Eqs. 1.3 and 1.4):

$$V_T = 2\varphi_F + V_{FB} + \frac{\sqrt{2q\epsilon_{Si}N_{sub}}|\varphi_F + V_{BS}|}{C_{ox}} \tag{1.3}$$

$$\varphi_F = \frac{kT}{q} \ln \left(\frac{N_{sub}}{n_i} \right) \tag{1.4}$$

with φ_F the fermi voltage, V_{FB} the flatband voltage, C_{ox} the gate capacitance per unit area, k the Boltzmann constant, T the temperature, q the electron charge, V_{BS} the substrate bias and N_{sub} the channel doping.

In the case of MuGFET devices, the full depletion of the fin makes threshold voltage setting and tuning with implantation very difficult [25]: the depletion width of the transistor is determined by the Si film thickness and cannot be changed by mere channel implantation. One needs to note that this is also the case in narrow bulk FinFET

devices. The well and GP implants, in this case, are only used to prevent a large subsurface leakage current from flowing.

Therefore work function tuning with metal gate is the most efficient way of setting the V_T in MuGFET devices. Integration of a single metal gate is the preferred solution when considering process complexity. A single mid-gap metal like TiN or TaN on planar bulk devices typically results in either high threshold voltages or poor short-channel control. In MuGFET, the mid-gap work function leads to almost symmetric threshold voltages for nMOS and pMOS, which are able to fulfill the LSTP requirements [26]. However, different flavors of V_T are needed: low, medium, high V_T . Different from planar bulk devices, MuGFETs need less shifting from the mid-gap work function in order to reach the low V_T targets [27]. Different techniques have been considered for V_T tuning: implantation into the metal gate [28], TiN thickness variation [29] and the use of dielectric capping layers [30]. Recently also the use of buried channel architectures has been considered. Especially Si/SiGe buried channels for pMOS allow reducing the V_T by more than 300 mV (for Si₅₅Ge₄₅) [31] while using a metal gate with a work function closer to the n-type band edge.

These are all "gate first" fabrication schemes, where the final gate stack (electrode and gate dielectric) is fabricated quite early in the process flow. Over the last years, there has also been a shift from "gate first" to "gate last" processing [32]. In the latter fabrication scheme, a dummy gate is patterned. The dummy gate is removed after source/drain silicidation and replaced by the final gate stack. Several combinations are possible: either both electrode and gate dielectric are replaced or only the gate electrode is replaced. One of the advantages of the "gate last" process is that the final metal gate is not exposed to the high activation anneal for the junctions. As a result, a better controlled work function for nMOS and pMOS can be achieved.

All these techniques, typically used in planar bulk devices, need to be compatible with the higher topography in MuGFETs. This requires highly conformal deposition techniques for the gate electrode and dielectric, and in the "gate last" process this also requires a careful optimization of the dummy gate processing and

subsequent Chemical Mechanical Polishing (CMP) of this dummy gate in order to be able to remove it efficiently after silicidation.

1.4.1.3 Access resistance

For the 22 nm technology node and beyond, fin widths smaller than 10 nm will be needed to maintain good short-channel behavior as was discussed in Section 1.2. Just like in fully depleted SOI (FD SOI) where ultra-thin Si films are needed to obtain good electrostatic control, the access resistance is very high in narrow fin devices [33]. Many publications [34] have addressed the issue and it will be briefly discussed in this section. Chapter 4 will give a more detailed overview of the challenges and solutions to reduce the access resistance.

Overall the parasitic source/drain resistance $R_{S/D}$, which becomes more dominant when the gate length is scaled down, consists of the following contributions [35]:

$$R_{S/D} = R_{CON} + R_{SH} + R_{SP} + R_{ACC} \quad (1.5)$$

where R_{CON} represents the contact resistance, R_{SH} the sheet resistance of the deep source/drain areas with uniform current flow, R_{SP} the spreading resistance and R_{ACC} the accumulation resistance under the gate overlap. Especially the early MuGFET devices suffered from very high R_{CON} . One way to reduce the contact resistance is increasing the contact area. This can be achieved by the implementation of selective epitaxial growth of Si or SiGe (SEG) on the source and drain areas. At the same time, SEG reduces the over-silicidation that occurs in aggressively scaled fins. This problem is more severe for nMOS than for pMOS since p-type dopants like boron typically retard the Ni-silicidation. As a consequence, the NiSi thickness on n-type areas is overall much thicker than on p-type areas. Next to that, the multi-directional consumption of Si during the silicidation and the limited amount of available Si can lead to a full silicidation of the fin. In the worst case, the silicide can overrun the source and drain areas since the Ni is the diffusing species and it will look for available Si to form NiSi. This silicide encroachment will not only lead to an increase in source/drain resistance but also an increase in gate-induced drain leakage (GIDL) [36]. A typical




Figure 1.12. $I_{ON} - I_{OFF}$ characteristics comparing nMOS devices with and without Si S/D SEG; the fin width of the devices is 25 nm and the SEG thickness is 30 nm [36].

Schottky barrier FET behavior is seen and this leads to an increased off-state leakage. Also here, the use of SEG can reduce the GIDL significantly (Fig. 1.12).

In order to meet the ITRS requirements for the 22 nm technology node and beyond [26], other contributors like the spreading and sheet resistance will need to be addressed. In [38] it was shown that one of the root causes for the high access resistance in aggressively scaled fins is related to the full amorphization of the fins during source/drain implant and its problematic recrystallization during the high temperature anneal. In sub-20 nm wide fins, surface proximity suppresses crystal regrowth and promotes the formation of twin boundary defects in the implanted region. If solid-phase epitaxy (SPE) is significantly retarded, random nucleation and growth (RNG) may take place and part of the fin transforms into polysilicon. Therefore, alternative implantation techniques like plasma doping and vapor phase doping can bring some extra benefits in forming conformal junctions with limited amorphization

of the fins. The latter techniques might also solve the problem of implant tilt limitation in high density circuits like SRAMs. The close proximity of the implant masks and the small fin-to-fin spacing do not allow high implantation angles. Consequently, the implantation profile is largely non-conformal (the implantation of the top is different from the sidewalls). Device simulations have shown that this reduces the on-state current of the devices significantly. Some groups have proposed the use of one-sided implants to partially overcome this issue [39].

1.4.1.4 Strain engineering

Since the 90 nm technology node, strain engineering techniques like SiGe S/D stressors and strained contact etch stop layers (sCESL) have been very efficient in boosting the performance of planar bulk devices. MuGFET devices in general do not require channel implants and intrinsically the mobility can be higher than the standard planar devices. However, the different crystal orientation of the sidewalls as compared to the top, can either improve the mobility or decrease it [40]. The former situation is valid for pMOS when the sidewall orientation/current direction is $(110)/\langle 110 \rangle$ while this combination of crystal plane and current direction is more detrimental for nMOS devices. Next to that, the fin patterning reactive ion etch (RIE) leads to increased sidewall roughness thereby reducing the channel mobility. Surface smoothening by H_2 anneal [41] has been demonstrated to increase the mobility. However, the impact of the H_2 anneal is quite layout dependent and careful optimization of the process conditions is needed. One of the most straightforward and efficient ways of introducing strain into both planar and multi-gate devices is the use of intrinsically strained SiN layers or sCESL. Publications [43] have shown that the nMOS performance can be improved significantly by the use of tensile sCESL (Fig. 1.13). With the help of TCAD [43] it has been demonstrated that downscaling of the fin width and increase of the fin height will lead to higher top-down and longitudinal stress components. Both are beneficial for nMOS mobility. Furthermore it has been demonstrated that tensile sCESL can also be used on pMOS without degradation of the current. This allows a more simple




Figure 1.13. I_{ON} - I_{OFF} of nMOS devices with $W_{fin} = 20$ nm and $H_{fin} = 65$ nm; the impact of tensile sCESL is shown [46].

process scheme where a single tensile sCESL can be used to improve nMOS without negative impact on the pMOS. sCESL can also be combined with substrate level stressor like strained SOI (SSOI) for nMOS [44] or strained SiGe (SGOI) for pMOS [45].

However, it is important to point out that the efficiency of sCESL is reduced or altered when the fin and poly pitch are scaled down and the device layout is different, e.g., single vs. multiple fins.

The use of embedded SiGe S/D for pMOS [46] and Si:C for nMOS has also been demonstrated in MuGFET devices [48]. In SOI MuGFETs, typically the impact on the mobility is small as the recess depth is limited due to the Si film thickness. This stressor has shown to be more efficient in planar bulk devices [49].

Finally, all strain need to be compatible with “gate last” processing which is considered the most feasible way of introducing metal gates. Only a small amount of publications have appeared on the latter topic but it can be noticed that the overall trends in MuGFET devices are the same as compared to planar bulk. Stressors like sCESL give higher improvement when combined with a “gate last” process [50].

1.5 From MuGFET to Nanowires

Nanowires are devices with a diameter of 10 nm and less, even down to a few nanometers. These devices demonstrate unique properties because, at this scale, quantum mechanical effects cannot be neglected anymore [51]. A wide variety of nanowires have been studied and processed, some are non-Si like carbon nanotubes (CNTs) [52] and they can have a wide variety of applications, but most Si nanowire transistors are FinFET-based. Typically, the fins are scaled down by sacrificial oxidation and HF wet etch [53] or rounded by H_2 anneal [54], and the gate is completely wrapped around the wire. The gate all-around structure allows for the most optimal electrostatic control and these devices have shown excellent scalability [55, 56]. Publications have also demonstrated that the gate length can be reduced to the extent that quasi-ballistic transport occurs [57, 58]. However, the quantum confinement, which is a result of the aggressive scaling of the channel diameter, leads to an unwanted increase in threshold voltage [59]. The carriers in the channel start to occupy discrete energy levels where the lowest energy level is located at a higher level than the bottom of the conduction band. This is different from the traditional continuum of energy levels or bands found in bulk materials. As such, more band bending is required to form the inversion layer in the channel.

Different groups have also described the observation of oscillations in the drain current versus gate voltage at low temperatures, but even at room temperature when the drain bias is low enough [60, 61]. These oscillations can be attributed to the filling of the consecutive 1-D energy sub-bands by electrons as the gate voltage is increased. Next to horizontal devices, vertical nanowire FETs [62] and multi-stacked nanowires, based on the SON technology, have been demonstrated [63].

Apart from their use in standard CMOS applications, there are many possible applications that can benefit from the specific properties of nanowire devices: optics, mechanics, sensors etc. Due to the high surface-to-volume ratio, they can be used as highly sensitive biosensors [64]. Solar cell applications benefit from the reduced reflection, extreme light trapping, improved band gap tuning, easy strain relaxation and increased defect tolerance [65].

1.6 Conclusions

In this introductory chapter, we have briefly reviewed the history of multi-gate devices, starting with the very first demonstrations in the early 1980s up to Intel's announcement to introduce the tri-gate architecture, fabricated on a standard bulk substrate, at the 22 nm technology node.

The advantages of these devices lie in their excellent electrostatic control and SCE robustness. The significant reduction of the off-state leakage as compared to the standard planar bulk MOSFETs make them into excellent candidates for low voltage-low power applications.

For more than a decade, FinFET-based multi-gate devices have been studied by many research groups and although the integration of these devices is very similar to their planar counterparts, the challenges lie in the process control of specific steps like fin and gate patterning. Similar to the thin film in FDSOI, the scaled fin gives rise to an increased external resistance which has typically been seen as one of the possible showstoppers. Introduction of SEG and novel doping techniques has provided a solution to the aforementioned problem. Next to that, strain engineering techniques will be required to enhance the mobility, similar to planar bulk technology.

The ultimate MOSFET architecture will be a gate all-around device where the gate stack is wrapped around a nanowire of only a few nanometers. These devices demonstrate unique features like quantum confinement and possible ballistic transport when the gate length is scaled down. Apart from the standard CMOS applications, there is a growing interest of using nanowires in, for example, bio-applications and solar cells.

Acknowledgments

I would like to thank the former EMERALD (Emerging Alternative Devices IAP program) team and the many assignees of imec's core partners involved in this program for the inspiring and very successful collaboration over the years.

References

1. www.intel.com
2. Dawon K., "Electric field controlled semiconductor device," U.S. Patent No. 3,102,230 (filed May 31, 1960, Issued August 27, 1963).
3. Sekigawa T. and Hayashi Y., "Calculated threshold-voltage characteristics of an XMOS transistor having an additional bottom gate," *Solid State Electron*, 27, 827-828, 1984.
4. Colinge J. P., Gao M. H., Romano A., Maes H. and Claeys C., "Silicon-on-insulator 'gate-all-around' MOS device," *IEDM Tech Digest*, 595, 1990.
5. Hisamoto D., Kaga T., Kawamoto Y. and Takeda E., "A fully depleted lean-channel transistor (DELTA) — A novel vertical ultra thin SOI MOSFET," *IEDM Tech Digest*, 833-836, 1989.
6. Hisamoto D., et al., "A folded-channel MOSFET for deep-sub-tenth micron era," *IEDM Tech. Digest*, 1032-1034, 1998.
7. Park J.-T., Colinge J.-P. and Diaz C. II., "PI-gate SOI MOSFET," *IEEE Electron. Device Lett*, 22(8), 405-406, 2001.
8. Fu-Liang Yang et al., "25nm CMOS omega FETs," *IEDM Tech. Digest*, 255-258, 2002.
9. Doyle B. S., Datta S., Doczy M., Hareland S., Jin B., Kavalieros J., Linton T., Murthy A., Rios R. and Chau R., "High performance fully depleted tri-gate CMOS transistors," *IEEE Electron. Device Lett*, 24(4), 263-265, 2003.
10. Schulz T., Rosner W., Risch L., Korbel A. and Langmann U., "Short-channel vertical sidewall MOSFETs," *IEEE Trans. Electron. Devices*, 48(8), 1783-1788, 2001.
11. Jurczak M., Skotnicki T., Paoli M., Tormen B., Martins J., Regolini J. L., Dutartre D., Ribot P., Lenoble D., Pantel R. and Monfray S., "Silicon-on-nothing (SON) — An innovative process for advanced CMOS," *IEEE Trans. Electron. Device*, 47(11), 2179-2185, 2000.
12. Vinet M., Poiroux T., Licitra C., Widiez J., Bhandari J., Previtali B., Viziox C., Lafond D., Arvet C., Besson P., Baud L., Morand Y., Rivoire M., Nemouchi F., Carron V. and Deleonibus S., "Self-aligned planar doublegate MOSFETs by bonding for 22-nm node, with metal gates, high κ dielectrics, and metallic source/drain," *IEEE Electron. Device Lett*, 30(7), 748-750, 2009.
13. Liu Q., et al., "Impact of back bias on ultrathin body and BOX (UTBB) devices," *VLSI Tech. Symp*, 160-161, 2011.

14. Dennard R., *et al.*, "Design of ion-implanted MOSFETs with very small physical dimensions," *IEEE J. Solid State Circuits*, SC-9(5), 256-268, 1974.
15. Skotnicki T., "Materials and structures for sub-32nm CMOS nodes," *Microelectron Eng.*, 84, (9-10), 1845-1852, 2007.
16. Park T., Choi S., Lee D. H., Yoo J. R., Lee B. C., Kim J. Y., Lee C. G., Chi K. K., Hong S. H., Hyun S. J., Shin Y. G., Han J. N., Park I. S., Chung U. I., Moon J. T., Yoon E. and Lee J. H., "Fabrication of bodytied FinFETs (Omega MOSFETs) using bulk Si wafers," *VLSI Tech. Symp*, 135-136, 2003.
17. Redolff A., Sleenckx E., Devriendt K., Shamiryan D., Vandeweyer T., Horiguchi N., Togo M., Wouter J. M. D., Jurczak M., Hoffmann T., Cockburn A., Gravey V. and Diehl D. L., "Bulk FinFET fabrication with new approaches for oxide topography control using dry removal techniques," *12th International Conference on Ultimate Integration on Silicon (UIIS)*, 1-3, 2011.
18. Okano K., Izumida T., Kawasaki H., Kaneko A., Yagishita A., Kanemura T., Kondo M., Ito S., Aoki N., Miyano K., Ono T., Yahashi K., Iwade K., Kubota T., Matsushita T., Mizushima I., Inaba S., Ishimaru K., Suguro K., Eguchi K., Tsunashima Y. and Ishiuchi H., "Process integration technology and device characteristics of CMOS FinFET on bulk silicon substrate with sub-10nm fin width and 20nm gate length," *IEDM Tech. Digest*, 725-728, 2005.
19. Yeh C.-C., *et al.*, "A low operating power FinFET transistor module featuring scaled gate stack and strain engineering for 32/28nm SoC technology," *IEDM Tech. Digest*, 772-775, 2010.
20. *Sentaurus Process and Device Reference Manual*, D-2010.03 ed., 2010.
21. Ercken M., Delvaux C., Baerts C., Locorotondo S., Degroote B., Wiaux V., Nackaerts A., Rooyackers R., Verhaegen S. and Pollentier I., "Challenges in patterning 45nm node multiple-gate devices and SRAM cells," *Proceedings of the 41st Interface Symposium*.
22. Collaert N., De Keersgieter A., Dixit A., Fernal J., Lal L., Lenoble D., Mercha A., Nackaerts A., Pawlak B., Rooyackers R., Schulz T., San K., Son N., Van Dal M., Verheyen P., von Arnim K., Witters L., De Meyer K., Biesemans S. and Jurczak M., "Multi-gate devices for the 32 nm technology node and beyond," *Solid State Electron*, 52(9), 1291-1296, 2008.
23. Rooyackers R., *et al.*, "Doubling or quadrupling MuGFET fin integration scheme with higher pattern fidelity, lower CD variation and higher layout efficiency," *IEDM Tech. Digest*, 993-996, 2006.

24. Lorusso G. F. *et al.*, "Comprehensive approach to MuGFET metrology" in *Metrology, Inspection, and Process Control for Microlithography XX, Proc SPIE*, 6152, 615219, 2006.
25. Collaert N., Demand M., Ferain I., Lisoni J., Singanamalla R., Zimmerman P., Yim Y. S., Schram T., Mannaert G., Goodwin M., Hooker J. C., Neuilly F., Kim M. C., De Meyer K., De Gendt S., Boullart W., Jurczak M. and Biesemans S., "Tall tripligate devices with TiN/HfO₂ gate stack," *VLSI Tech. Symp*, 108-109, 2005.
26. *ITRS Roadmap*, Semiconductor Industry Association, San Jose, CA, 2009.
27. Kranti A. and Armstrong G. A., "Device design considerations for nanoscale double and triple gate FinFETs," *IEEE SOI Conf*, 96-98, 2005.
28. Witters L., Son N. J., Ferain I., San T., Singanamalla R., Kerner C., Collaert N., De Meyer K. and Jurczak M., "Threshold voltage modulation in FinFET devices through arsenic ion implantation into TiN/HfSiON gate stack," *IEEE SOI Conf*, 31-32, 2007.
29. Ferain I., Collaert N., O'Sullivan B., Conard T., Popovici M., Van Elshocht S., Swerts J., Jurczak M. and De Meyer K. "Metal gate thickness optimization for MuGFET performance improvement," *Eur Solid-State Device Res. Conf. (ESSDERC)*, 202-205, 2008.
30. Kubicek S., *et al.*, "Low V_T CMOS using doped Hf-based oxides, TaC-based metals and laser-only anneal," *IEDM Tech. Dig.*, 49-52, 2007.
31. Witters L., *et al.*, "8Å T_{low} gate-first dual channel technology achieving low- V_T high performance CMOS," *VLSI Tech. Symp*, 181-182, 2010.
32. Veloso A., *et al.*, "Gate-last vs. gate-first technology for aggressively scaled EOT logic/RF CMOS," *VLSI Tech. Symp*, 34-35, 2011.
33. Kedzierski J., Jeong M., Nowak E., Kanarsky T. S., Zhang Y., Roy R., Boyd D., Fried D. and Wong H.-S. P., "Extension and source/drain design for high-performance FinFET devices," *IEEE Trans. Electron. Device*, 50(4), 952-958, 2003.
34. Dixit A., Kottantharayil A., Collaert N., Goodwin M., Jurczak M. and De Meyer K., "Analysis of the parasitic source/drain resistance in multiple gate field effect transistors," *IEEE Trans. Electron. Device*, 52(6), 1132-1140, 2005.
35. Ng K. and Lynch W. T., "Analysis of the gate-voltage dependent series resistance of MOSFETs," *IEEE Trans. Electron. Devices*, 33, 965-972, 1986.
36. Hoffmann T., *et al.*, "S/D engineering in advanced HfO₂/TiN FinFET devices: A view on GIDL (gate-induced drain leakage) and Schottky barriers S/D leakages," *IEDM Tech. Digest*, 743-746, 2005.

37. Collaert N., Rooyackers R., Hikavy A., Dixit A., Leys F., Verheyen P., Loo R., Jurczak M. and Biesemans S., "Multi-gate devices for the 32 nm technology node and beyond: challenges for selective epitaxial growth," *Thin Solid Films*, 517(1), 101-104, 2008.
38. Dufly R., van Dal M. J. H., Pawlak B. J., Kaiser M., Weemaes R. G., Degroote B., Kunnen E., and Altamirano E., "Solid phase epitaxy versus random nucleation and growth in sub-20 nm wide fin field-effect transistors," *Appl. Phys. Lett.* 90, 241912, June 2007.
39. Kawasaki H., *et al.*, "Demonstration of highly scaled FinFET SRAM cells with high κ /metal gate and investigation of characteristic variability for the 32 nm node and beyond," *IEDM Tech. Digest*, 237-240, 2008.
40. Iyengar V. V., Kottantharayil A., Tranjan F. M., Jurczak M. and De Meyer K., "Extraction of the top and sidewall mobility in FinFETs and the impact of finpatterning processes and gate dielectrics on mobility," *IEEE Trans Electron Devices*, 54(5), 1177-1184, 2007.
41. Xiong W., Gebara G., Zaman J., Gostkowski M., Nguyen B., Smith G., Lewis D., Cleavelin C. R., Wise R., Yu S., Pas M., King T.-S. and Colinge J. P., "Improvement of FinFET electrical characteristics by hydrogen annealing," *IEEE Electron. Device Lett.*, 25(8), 541-543, 2004.
42. Suthram S., Hussain M. M., Harris H. R., Smith C., Cheng H.-H., Jammy R. and Thompson S. E., "Comparison of uniaxial wafer bending and contact-etch-stop-liner stress induced performance enhancement on double-gate FinFETs," *IEEE Electron. Device Lett.*, 29(5), 480-482, 2008.
43. Collaert N., De Keersgieter A., Anil K. G., Rooyackers R., Eneman G., Goodwin M., Eyckens B., Sleenckx E., de Marneffe J.-F., De Meyer K., Absil P., Jurczak M. and Biesemans S., "Performance improvement of tall triple gate devices with strained SiN layers," *IEEE Electron. Device Lett.*, 26(11), 820-822, 2005.
44. Collaert N., Rooyackers R., Clemente F., Zimmerman P., Cayrelourcq I., Ghyselen B., San K. T., Eyckens B., Jurczak M. and Biesemans S., "Performance enhancement of MUGFET devices using super critical strained-SOI (SC-SSOI) and CESL," *VLSI Tech. Symp.*, 52-53, 2006.
45. Irisawa T., Numata T., Tezuka T., Usuda K., Nakahara S., Hirashita N., Sugiyama N., Toyoda E. and Takagi S., "High performance multi-gate pMOSFET using uniaxially-strained SGOI channels," *IEDM Tech. Digest*, 709-712, 2005.
46. Collaert N., Rooyackers R., De Keersgieter A., Verheyen P., Clemente F., Kottantharayil A., Jurczak M. and Biesemans S., "Strain engineering in multi-gate devices," *SEMI Technology Symposium*, Japan, December 2006.

47. Verheyen P., Collaert N., Rooyackers R., Lou R., Shamiryan D., De Keersgieter A., Eneman G., Leys F., Dixit A., Goodwin M., Yim Y.S., Caymax M., De Meyer K., Absil P., Jurczak M. and Biesemans S., "25% drive current improvement for p-type multiple gate FET (MuGFET) devices by the introduction of recessed $\text{Si}_{0.8}\text{Ge}_{0.2}$ in the source and drain regions," *VLSI Tech. Symp.*, 194-195, 2005.
48. Liow T.-Y., Tan K.-M., Lee R. T. P., Du A., Tung C.-H., Samudra G. S., Yoo W.-J., Balasubramanian N. and Yeo Y.-C., "Strained N-channel FinFETs with 25 nm gate length and silicon-carbon source/drain regions for performance enhancement" *VLSI Tech. Symp.*, 56-57, 2006.
49. Eneman G., Verheyen P., Rooyackers R., Nouri F., Washington L., Schreutelkamp R., Moroz V., Smith L., De Keersgieter A., Jurczak M. and De Meyer K., "Scalability of the $\text{Si}_{1-x}\text{Ge}_x$ source/drain technology for the 45-nm technology node and beyond," *IEEE Trans. Electron. Devices* 53(7), 1647-1656, 2006.
50. Auth C., et al., "45 nm high- k + metal gate strain-enhanced transistors," *VLSI Tech. Symp.*, 128-129, 2008.
51. Afzalian A., Chi-Woo Lee, Akhavan N. D., Ran Yan, Ferain, I. and Colinge J., "Quantum confinement effects in capacitance behavior of multigate silicon nanowire MOSFETs," *IEEE Trans. Nanotechnol.*, 10(2), 300-309, 2011.
52. Chen Z., Farmer D., Xu S., Gordon R., Avouris P. and Appenzeller J., "Externally assembled gate-all-around carbon nanotube field-effect transistor" *IEEE Electron. Device Lett.*, 29(2), 183-185, 2008.
53. Singh N., Lim F. Y., Fang W. W., Rustagi S. C., Bera L. K., Agarwal A., Tung C. H., Hoe K. M., Omampuliyur S. R., Tripathi D., Adeyeye A. O., Lo G. Q., Balasubramanian N. and Kwong D. L., "Ultra-narrow silicon nanowire gate-all-around CMOS devices: Impact of diameter, channel-orientation and low temperature on device performance" *IEDM Tech. Digest.* 1-4, 2006.
54. Hashemi P., Teherani J. T. and Hoyt, J. L., "Investigation of hole mobility in gate-all-around Si nanowire p-MOSFETs with high κ /metal-gate: Effects of hydrogen thermal annealing and nanowire shape," *IEDM Tech. Digest.* 788-791, 2010.
55. Lee H., Yu L.-E., Ryu S.-W., Han J.-W., Jeon K., Jang D.-Y., Kim K.-H., Lee J., Kim J.-H., Jeon S. C., Lee G. S., Oh J. S., Park Y. C., Bae W. H. and Lee H. M., Yang J. M., Yoo J. J., Kim S. I. and Choi Y.-K. Sub-5 nm allaround gate FinFET for ultimate scaling" *VLSI Tech. Symp.*, 58-59, 2006.
56. Singh N., Agarwal A., Bera L. K., Liow T. Y., Yang R., Rustagi S. C., Tung C. H., Kumar R., Lo G. Q., Balasubramanian N. and Kwong D.-L., "High-

- performance fully depleted silicon nanowire (diameter ≤ 5 nm) gate all around CMOS devices," *IEEE Electron. Device Lett.*, **27(5)**, 383-386, 2006.
57. Wang R., Zhuge J., Liu C., Huang R., Kim D.-W., Park D. and Wang Y., "Experimental study on quasi-ballistic transport in silicon nanowire transistors and the impact of self-heating effects," *IEDM Tech. Digest*, 1-4, 2008.
58. Cho K. H., Suk S. D., Yeoh Y. Y., Li M., Yeo K. H., Kim D.-W., Hwang S. W., Park D., and Ryu B.-I., "Observation of single electron tunneling and ballistic transport in twin silicon nanowire MOSFETs (TSNWFEs) fabricated by top-down CMOS process," *IEDM Tech. Digest*, 290-293, 2006.
59. Taur Y. and Ning, T. H. *Fundamentals of Modern VLSI Devices*, Cambridge, U.K., Cambridge University Press, 1998.
60. Kobayashi M. and Hiramoto T., "Experimental study on quantum structure of silicon nano wire and its impact on nano wire MOSFET and single electron transistor," *IEDM Tech. Digest*, 855-857, 2006.
61. Akhavan N. D., Afzalian A., Chi-Woo Lee, Ran Yan, Ferain I., Razavi P., Fagas G. and Colinge, J.-P., "Simulation of quantum current oscillations in trigate SOI MOSFETs," *IEEE Trans. Electron. Devices*, **57(5)**, 1102-1109, 2010.
62. Maheshwaram S., Manhas S. K., Kaushal G., Anand B. and Singh N., "Vertical silicon nanowire gate-all-around field effect transistor based nanoscale CMOS," *IEEE Electron. Device Lett.*, **32(8)**, 1011-1013, 2011.
63. Tachi K., Cassé M., Barraud S., Dupré C., Hubert A., Vulliet N., Faivre M.E., Vizioz C., Carabasse C., Delaye V., Hartmann J.M., Iwai H., Cristoloveanu S., Faynot O. and Ernst T., "Experimental study on carrier transport limiting phenomena in 10 nm width nanowire CMOS transistors," *IEDM Tech. Digest*, 784-787, 2010.
64. Guo-Jun Zhang, Luo Z. H., H., Min Joon Huang, Tay G. K. I., Lim E.-J. A. and Yu Chen, "Highly sensitive and selective label-free detection of cardiac biomarkers in blood serum with silicon nanowire biosensors," *IEDM Tech. Digest*, 1-4, 2009.
65. Garnett E. C., Brongersma M. L., Cui Yi and McGehee M. D., "Nanowire solar cells," *Ann. Rev. Mater. Res.*, **41**, 269-295, 2011.