

UNITED STATES PATENT AND TRADEMARK OFFICE

---

BEFORE THE PATENT TRIAL AND APPEAL BOARD

---

SAMSUNG ELECTRONICS CO., LTD.  
Petitioner,

v.

NETLIST, INC.,  
Patent Owner

---

IPR2023-00847  
Patent 10,268,608 B2

---

Record of Oral Hearing  
Held: September 5, 2024

---

Before JON M. JURGOVAN, SHEILA F. McSHANE, and  
KARA L. SZPONDOWSKI, *Administrative Patent Judges*.

IPR2023-00847  
Patent 10,268,608 B2

APPEARANCES:

ON BEHALF OF THE PETITIONER:

THEODORE CHANDLER, ESQUIRE  
Baker Botts, LLP  
101 California Street  
Suite 3200  
San Francisco, CA 94111-5802  
(415) 291-6200  
ted.chandler@bakerbotts.com

ON BEHALF OF THE PATENT OWNER:

RICHARD BEMBEN, ESQUIRE  
Sterne Kessler  
1101 K Street NW, 10<sup>th</sup> Floor  
Washington, DC 20005  
(202) 772-8549  
rbemben@sternekessler.com

The above-entitled matter came on for hearing on September 5, 2024, commencing at 1:00 p.m., via video teleconference.

P R O C E E D I N G S

- - - - -

JUDGE MCSHANE: Good afternoon. We're here to conduct a hearing in Samsung Electronics Co., LTD v. Netlist, Inc. This is IPR2023-00847. Can we have appearances, please? Who do we have from Petitioner?

MR. CHANDLER: Good morning, Your Honor. This is Ted Chandler from Baker Botts on behalf of the Petitioner, Samsung Electronics Co., LTD. And with me is lead counsel, Eliot Williams. I will be presenting arguments this morning.

JUDGE MCSHANE: Okay. Thank you, Mr. Chandler. And who do we have from Patent Owner, please?

MR. BEMBEN: Thank you, Your Honor. This is Richard Bemben with Patent Owner from Sterne Kessler. And with me in the room is in-house counsel at Patent Owner Netlist, Tobin Hobbs.

JUDGE MCSHANE: Okay. And Mr. Bemben, you're going to be presenting today?

MR. BEMBEN: I will be presenting, yes, Your Honor.

JUDGE MCSHANE: Thank you. All right. Very briefly, I'm going to give some general guidance. If at any time during the proceeding you encounter technical difficulties or audio problems, please let us know or contact some of the other team members who provided you with connection information. We have the entire record, including demonstratives. So, when referring to the demonstratives, exhibits, papers, and the like, just try to identify them in some manner so that we get a clear record, that's important.

1 And also, you may run your own slide deck if you prefer, or we have it here  
2 too as well. If you call out the slide numbers, we can follow along too as  
3 well, whatever you prefer. The hearing will be conducted as we identified in  
4 the oral hearing order. Each side has 60 minutes of argument time.  
5 Petitioner will go first and may reserve rebuttal time. Patent Owner may  
6 present its response and you may reserve surrebuttal time. And with that,  
7 that's the end of the brief directions here. And does anybody have any  
8 questions? No, not hearing anything, we will commence. So, Petitioner,  
9 you may proceed.

10 MR. CHANDLER: Thank you. I have some slides I'd like to  
11 share. So, Judge McShane, are you able to see the demonstratives, Exhibit  
12 1089, that are on the screen, and are you able to hear my voice okay?

13 JUDGE MCSHANE: Yeah, everything's good. And also, I just  
14 forgot to ask you, do you want to reserve rebuttal time?

15 MR. CHANDLER: Yes, 15 minutes, please.

16 JUDGE MCSHANE: Thank you.

17 MR. CHANDLER: Thank you. And may it please the Board.  
18 Starting with slide 5. Slide 5 provides an overview of the '608 patent. As  
19 shown on the left in yellow, the '608 patent is a continuation of the '035  
20 patent, which as I will discuss later was the subject of a final written  
21 decision by the Board that we contend gives rise to collateral estoppel. Also  
22 on the left in yellow is the provisional filing date of July 27th, 2012, which  
23 for purposes of this IPR is what both sides have assumed is the effective date  
24 of the challenged claim, given that the prior art is well before that date. As  
25 shown in blue, the '608 patent concerns distributed data buffers and  
26 specifically how those data buffers control the timing of signals going

1 through those data buffers. Slide 6 shows Figure 2C of the '608 patent,  
2 which shows the memory module. The green boxes are the memory devices  
3 on the memory module. Below the memory devices are the data buffers  
4 highlighted in blue. The patent sometimes refers to those blue data buffers  
5 as isolation devices or load reduction devices. And in the center in red is the  
6 module controller, which sends signals horizontally out to the left and to the  
7 right to control the data buffers in blue, and also the memory devices in  
8 green.

9 JUDGE MCSHANE: Mr. Chandler, two things. Number one, on  
10 the previous slide you had the claim, and I think I at least am interested in  
11 how or -- there we go -- how the claim term data path is -- should be  
12 interpreted in light of the claim. So, that's one thing. And then also, you  
13 were talking about signals going horizontally and vertically and you used  
14 that terminology I believe in the reply. And when you're using that  
15 terminology, what exactly do you mean? So, anyway, however you'd want  
16 to address those questions is fine.

17 MR. CHANDLER: Yeah, those -- I think it'll be easy to address  
18 those questions after I go through some introduction and those are two  
19 questions that'll be addressed very, very quickly. So, turning to slide 9, the  
20 Instituted Grounds. As shown on the bottom left after the petition was filed,  
21 Netlist disclaims Claims 6 through 12 which mooted Grounds 4 and 5. And  
22 then as shown on the upper right after the petition was filed, the Board  
23 issued its final written decision in IPR2022-00236, which invalidated Claims  
24 1, 10 through 13, and 21 through 22 of the related '035 patent. That decision  
25 was not appealed, and those claims have now been canceled. That decision  
26 relied on a reference called Osanai, but the parties in this IPR agree that the

1 Osanai reference is identical in all relevant respects to the Hiraishi reference  
2 in Grounds 1 through 3, which is why we contend that there's collaborative  
3 estoppel, as I will discuss later. And that issue of collateral estoppel, Judge  
4 McShane, is also relevant to your question about the meaning of data paths.  
5 And so, I'll pick up on that when we get to that point.

6 For Ground 3, Netlist only relies on its arguments concerning  
7 Grounds 1 and 2. So, my presentation today will only focus on Grounds 1  
8 and 2.

9 Slide 11 shows the level of skill in the art, which is undisputed. As  
10 shown in yellow, a person of ordinary skill in the art would have been  
11 familiar with the JEDEC industry standards. Those standards govern many  
12 aspects of memory devices and memory modules, and thus they are relevant  
13 to understanding the prior art, as I will discuss in the next few slides.

14 So, slide 12, Judge McShane, gets to your question about  
15 horizontal versus vertical. So, slide 12 shows the general layout for a  
16 memory module with DRAM memory devices shown as the black boxes all  
17 in a row. As shown by the horizontal red arrows at the top, the address,  
18 command, and clock signals travel horizontally across the DRAM memory  
19 devices. So, they physically go in the horizontal direction. Meanwhile, as  
20 shown left by the vertical orange arrows, the data and strobe signals travel  
21 vertically to and from the DRAM memory devices. Now, the fact that the  
22 data and strobe signals travel vertically while the clock signal travels  
23 horizontally is important to keep in mind because those signals need to  
24 intersect and align with each other at the right time at each DRAM memory  
25 device. Now, it is unlikely that those signals will be properly aligned by  
26 pure chance, given the different distances that the vertical and horizontal

1 signals must travel, which is why it was well known in the art that timing  
2 adjustments may be required for a memory module to work properly.

3 So, let me pause there. Judge McShane, are there follow up  
4 questions on the horizontal versus vertical concept?

5 JUDGE MCSHANE: But vertically, are you suggesting that  
6 they're in different layers, if you will, physical layers? I mean, you're saying  
7 it's physical, so I'm getting that, but, you know, you have the RAMs, and  
8 you have the memory controller, and they're, you know, vertically means,  
9 you know, a layer on top of each other, for instance.

10 MR. CHANDLER: Yeah.

11 JUDGE MCSHANE: Is that what you're suggesting?

12 MR. CHANDLER: There is a little bit of aspects of what you're  
13 just saying, but really vertically is I was assuming just a two-dimensional,  
14 what's shown on here on slide 12, just focused on the two-dimensional  
15 aspects. So, you've got to assume a flat printed circuit board. So, don't  
16 worry about the Z dimension coming out to you from the page. Just imagine  
17 just a flat X by Y. So, that's what I was trying to get at here, is that the data  
18 and strobe signals in orange, they're literally going vertically just in the two-  
19 dimension space.

20 JUDGE MCSHANE: Okay. It's just the configuration is what --  
21 your physical configuration, that's what you're referring to in the X, Y. I got  
22 that now. You know, you brought up -- the only time I started seeing that  
23 terminology was when I was reading your reply, so I was just a little  
24 confused there. Thank you.

25 MR. CHANDLER: All right. It came up also in the preliminary  
26 response and, you know, here at UC -- sometime in the -- here the UC

1 reference refers to the X direction and the Y direction. So, that's -- it also  
2 comes up in Hiraishi in that context.

3 So, moving on to slide 13, slide 13 shows a timing diagram from  
4 the JEDEC standard for DDR3 memory devices. DDR3 memory devices  
5 were common in the market in 2012, and they are the type of memory  
6 devices most relevant to the '608 patent, as well as our primary reference,  
7 Hiraishi. As shown by the vertical red line that we have added to this timing  
8 diagram, the JEDEC standard teaches that you should align the clock signal  
9 CK, the strobe signal DQS, and the data signal DQ.

10 Slide 14 shows a slight nuance from the JEDEC standard that's not  
11 disputed, which is that the alignment is slightly different depending on  
12 whether you are reading data or you are writing data. If you're reading data,  
13 then the edge of all three signals should be aligned. But if you are writing  
14 data, then the center of the data signal should be aligned with the edge of the  
15 strobe signal. In both cases, the DQS strobe signal has a preamble that lasts  
16 for one clock cycle, as shown to the left of the vertical red lines. And when  
17 that DQS strobe signal transitions from low to high, which first happens at  
18 the vertical red line, that is when the strobe needs to be aligned with the  
19 clock signal and with the data signal.

20 Slide 15 shows something pretty amazing and something that's a  
21 big reason why we're able to hold this hearing remotely, which is that by  
22 2012 the standard clock speed for DDR3 memory devices was about one  
23 billionth of a second, also known as a nanosecond. Now, that was the  
24 standard speed, not the cutting-edge speed. That was the speed that people  
25 of ordinary skill in the art dealt with every day. And at those high speeds, it  
26 was known in the art that it was important to keep the strobe signal, the data

1 signal, and the clock signal properly aligned.

2 Slide 16 shows an overview of Hiraishi, which is our primary  
3 reference for Grounds 1 to 3. The left side shows Figure 1 of Hiraishi with  
4 the memory devices in green, data buffers in blue, and a module controller in  
5 the center highlighted in red. The right side shows Figure 7 of Hiraishi,  
6 which is similar to Figure 1, but it provides a little more detail.

7 Slide 17 compares Hiraishi on the left to the '608 pattern on the  
8 right. As you can see, they're very similar in layout with blue distributed  
9 data buffers underneath green memory devices, and a red module controller  
10 in the middle. One other thing to notice is that on the bottom right, the '608  
11 patent has a blow up of one of the data buffers in blue. And you can see that  
12 there's one orange arrow at the bottom of the data buffer and two orange  
13 arrows at the top of the data buffer. That is sometimes referred to by the  
14 parties as a “fork in the road” layout. And Hiraishi on the left has the same  
15 fork in the road layout through its data buffers. So again, Hiraishi and the  
16 '608 patent are very similar to each other.

17 Slide 19 shows a blow up on the left of part of Hiraishi's memory  
18 module. And the bottom right shows a blow up of the data buffer in blue,  
19 which we've rotated to match the orientation of the other figures. And on  
20 both the left and the bottom right, you can see the fork in the road layout  
21 through the data buffer. On the left, you can also see that one fork connects  
22 to a longer path labeled L1. And the other fork connects to a shorter path  
23 labeled L2. And this difference in length between L1 and L2 is very  
24 important to Ground 1 because it takes a longer time for the data and strobe  
25 signals to travel on the longer data path L1 than on the shorter path L2. And  
26 what Hiraishi teaches is that the data buffer in blue should make timing

1 adjustments to both the data and the strobe signals to account for the  
2 different vertical flight time delays on L1 and L2. And again, Judge  
3 McShane, by vertical, I just mean from the bottom of the memory module up  
4 to the top where the green memory devices are located.

5 Slide 20 shows that Hiraishi's data buffer uses a two-step process  
6 to delay the DQ data and DQS strobe signals. First, on the left, during  
7 initialization, Hiraishi's data buffer performs S4 read and write leveling,  
8 which measures the vertical flight time delay on L1 and L2, and then stores  
9 the amount of delay needed to account for those different vertical delays.  
10 Second, on the right, during normal read and write operations, the data  
11 buffer uses the previously stored delays to adjust the timing of both the DQ  
12 data signal and the DQS strobe signal. This is shown in detail in Figures 11  
13 and 12 on the right, and it is explained in paragraphs 130 and 135 in the  
14 middle. This two-step process is important to understanding Ground 1. So,  
15 I'll go through these two steps in more detail in the next few slides.

16 Slide 21 provides more detail about the first step of the process.  
17 Starting on the bottom left, there's a purple line going up to the memory  
18 module, and that purple line represents the mode register set command,  
19 which is the standard JEDEC command used to start the initialization  
20 process for a memory module. The mode register set command is often  
21 abbreviated MRS, which looks like Mrs., but it's typically pronounced MRS.  
22 The MRS mode register set command goes to the red module controller in  
23 the middle of the module. And then as shown on the right side of the slide,  
24 the red module controller in response to the purple MRS command uses the  
25 brown DRC line to send a module control signal to the blue data buffers to  
26 tell the data buffers to perform S4 read and write leveling.

1 Slide 22 shows that during this first step where S4 read and write  
2 leveling is being performed by the data buffers, those data buffers measure  
3 and store the vertical flight time delays. On the bottom right is paragraph  
4 151 of Hiraishi, which explains the process. And in the middle is Figure 15,  
5 which shows, for example, that the vertical flight time delay on the shorter  
6 path L2 is about 0.3 clock cycles. And we've added in the middle red text  
7 that says 0.3 CLK. And to the left of that, you can see in black, it says flight  
8 time, and that measurement is about 0.3 clock cycles from about T5 to about  
9 T5.3.

10 JUDGE MCSHANE: Ms. Chandler, I hate to interrupt, but, you  
11 know, what we're looking at, as I kind of suggested earlier, is we're looking  
12 at the claim, and in particular, we're looking at the, you know, whether the  
13 prior art teaches the claims, right? And so, you know, we appreciate all this  
14 background, but, you know, and you can use your time as you wish, but we  
15 frankly would find it a little bit more helpful if we started to focus on the  
16 issues in the case directly.

17 MR. CHANDLER: Thank you, Your Honor. So, the general point  
18 is, in the second step, as shown in slide 24, Hiraishi's FIFO data, FIFO 302  
19 in the data buffer provides a variable amount of delay, and that satisfies the  
20 delay circuit on the data path, even under Netlist's narrow claim construction  
21 that only focuses on the DQ data signal line. So, just the FIFO alone is  
22 sufficient under Netlist's claim construction to satisfy the claim requirement  
23 of delaying a signal through the data path, even if you limit the construction  
24 of data path to the -- only the DQ data signal line, even if you ignore the  
25 DQS strobe line for purposes of the claim term of data paths.

26 And Netlist has suggested that somehow in our reply brief that

1 we're not permitted to respond to that. And the Federal Circuit has rejected  
2 to that in the *Axonics v. Medtronic* case, 75 F.4th 1374 at page 1384 where  
3 the Federal Circuit held, "We hold that where a Patent Owner in an IPR first  
4 proposes a claim construction in a Patent Owner response, a Petitioner must  
5 be given the opportunity in its reply to argue and present evidence of  
6 anticipation or obviousness under the new construction, at least where it  
7 relies on the same embodiments for each included ground as were relied on  
8 in the petition."

9           And that's the situation we have here where we are relying on the  
10 same embodiment of Hiraishi, Figure 5, and we're relying on S4 read and  
11 write leveling both in the petition and the reply. And so, our primary  
12 argument for today is that the Board does not need to resolve the claim  
13 construction dispute about whether the data path is limited to just the DQ  
14 data signal as proposed by Netlist, or whether it includes both the DQ data  
15 signal and the DQS strobe signal, as we suggested in the petition, because  
16 either way, the FIFO in blue, as shown on slide 24 and on slide 25, delays  
17 the data signal through the data path. And something important to notice  
18 here on slide 25 is that Hiraishi's FIFO does not simply delay the data by one  
19 clock cycle and does not simply output the data at time T6. Netlist argued  
20 that Hiraishi's data buffer doesn't measure the delay and simply waits until  
21 T6 to output the data. But that's completely wrong, as shown, for example,  
22 by this slide 25. Sometimes Hiraishi's data buffer may output the data at  
23 T4.05. Sometimes it may output at T4.45. It does not always output at T6.  
24 Again, Hiraishi has this two-step process where first Hiraishi measures and  
25 stores the necessary delays as part of S4 read and write leveling. And then  
26 the second step is shown, for example, here on slide 25, which is during a

1 normal read or write operation. Hiraishi's FIFO in blue applies the  
2 appropriate amount of delay to the data signal depending on whether that  
3 data is going to be traveling on L1 or L2, which have different vertical flight  
4 time delays.

5 JUDGE MCSHANE: Mr. Chandler, you know, here's the deal.  
6 So, looking -- all right, if we can go back to that slide you were just on,  
7 please.

8 MR. CHANDLER: Yeah.

9 JUDGE MCSHANE: Yeah. So, you know, we see this slide up  
10 above, right? And it's got all the yellow, you know, the signals and the  
11 strobe signals and so on and so forth, and the trail signals, what have you.  
12 But, you know, it is fair to say that your position from the time of the  
13 petition to what you're proposing now is a significant change. Isn't that a  
14 fair statement?

15 MR. CHANDLER: No, Your Honor.

16 JUDGE MCSHANE: And please go back to that slide, please.

17 MR. CHANDLER: Sure. I mean, I was trying to address the  
18 question, but yeah, go ahead.

19 JUDGE MCSHANE: Okay. Yeah. No, no, but let's stay on this  
20 one. That's just the question right now. So, you know, isn't that a fair  
21 statement?

22 MR. CHANDLER: No, we would not consider it a significant  
23 change because it's the exact same embodiment of Hiraishi. And I mean, a  
24 number of responses. I mean, it's the same embodiment. So, we don't think  
25 it's a significant change.

26 The second is shown in slide 31. We weren't the ones that

1 changed. It was Netlist that changed. So, before we filed the petition,  
2 Netlist sued us. And slide 31 shows what Netlist put in its complaint. And  
3 Netlist specifically identified in its complaint against us what it alleged to be  
4 the delay circuit in the data path. And as shown by the yellow highlighting,  
5 Netlist specifically identified the DQS strobe signal as being in the delay  
6 circuit in the data path. So, when we filed the petition, we looked at what  
7 they had identified. And that is what we mapped the claims to be consistent  
8 with how they had mapped the claims when they sued us. And the mapping  
9 that we use, which is that the data path includes both the strobe signal and  
10 the data signal through the data path, is consistent with the Board's final  
11 written decision in IPR2022-00236, where the Board also mapped the data  
12 path to include both the strobe signal and the data signal.

13 We don't think it's a significant change because it's the same  
14 embodiment. And the FIFO was identified in the petition, as shown, for  
15 example, on slide 33, we specifically identified the FIFO in the petition as  
16 the delay circuit for read operations, as shown on slide 33 in the upper left.  
17 That's petition page 51. And then on slide 34, the petition at page 47  
18 identified the right FIFO as the delay circuit for write operations. So, we  
19 don't -- I would push back on the idea that it's a significant change, but my  
20 primary pitch is that the Board does not need to resolve the claim  
21 construction, because even under Netlist's narrow claim construction, the  
22 FIFO still satisfies Netlist's definition of a delay circuit in the data path.

23 JUDGE MCSHANE: Yeah. Mr. Chandler, can you go back to  
24 slide 31?

25 MR. CHANDLER: Yes.

26 JUDGE MCSHANE: So, I see this argument about what the

1 Patent Owner is arguing. I see it in the, I think it's your opposition to Patent  
2 Owner's argument, or rather Patent Owner's motion to file supplemental  
3 information. That's the first time I think I've seen that figure. If you have  
4 cited it elsewhere, let me know.

5 MR. CHANDLER: Yes, Your Honor. As shown on slide 31, this  
6 figure was cited in our reply brief, Figure 23 on page 16. And as we  
7 specifically quoted on page 16, this figure was a, quote, example of a -- I'll  
8 get the quote here -- example of a delay circuit. So, right?

9 JUDGE MCSHANE: Yeah, but you didn't really present the  
10 argument there. You didn't present this argument there. You were arguing  
11 something else in that -- in the reply, I think.

12 MR. CHANDLER: Well, we were trying to be -- we were arguing  
13 about claim construction, and we were showing that Netlist's own claim  
14 construction in the beginning was consistent with the claim construction  
15 presented in the petition. So, but the point is that Netlist is the one that has  
16 shifted claim construction, not us. We were consistent with Netlist's claim  
17 construction, and in the reply brief shows that even under Netlist's new  
18 claim construction, the claim is still obvious. And again, the Federal  
19 Circuit's decision in *Axonics* allows us to respond to their new claim  
20 construction to show why the FIFO satisfies even Netlist's new claim  
21 construction. And the Federal Circuit said that that's both proper and also  
22 it's necessary for that argument to be considered.

23 JUDGE MCSHANE: Well, yeah. Well, let's go back. Let's not  
24 call it claim construction just for the sake of argument. We're going to call it  
25 claim interpretation because it's really what we're -- what I think is going on  
26 anyway is that we're looking at the claims and interpreting the claims. So, if

1 we could go to that, go looking at the claim language, and if you could go to  
2 that issue it would be appreciated.

3 MR. CHANDLER: Okay. So, again, our primary argument is  
4 claim construction is not required, but if we were to construe the claims, our  
5 slides, starting at slide 54, talk about claim construction and explain why the  
6 proper construction for data paths includes both the data and the strobe  
7 signals. And the Board in the institution decision, as shown on slide 55,  
8 preliminary agreed with our proposed interpretation and adopted that the  
9 data path would include both the strobe and the data signals. Slide 56 is  
10 very important because the Board resolved this issue against Netlist, and  
11 actually I should probably back up. The same slide is shown on 46. So,  
12 slide 46 is important because in IPR2022-236, the Board specifically  
13 resolved this issue against Netlist about whether Hiraishi delays data and  
14 strobe signals on the data path and agreed that Hiraishi does delay both the  
15 data and the strobe signals on the data path, and as shown on the bottom left,  
16 the Board specifically agreed that the data path in question was from L0 to  
17 L1 and L2, which is the same data path that our petition pointed to is L0 to  
18 L1 and L2 and that's what creates the fork in the road. And as shown on  
19 slide 48 in the *Mobile Tech* case, the Board held that collateral estoppel  
20 applies in the context of a non-appeal case. That's what we have here.  
21 IPR2022-236 was not appealed, and the claims are canceled as shown on the  
22 bottom left in Exhibit 1088. And then the next quote from *Mobile Tech* is  
23 very important, which is, "That a party may be bound not simply by the  
24 ultimate conclusion, e.g., unpatentability of a claim, but by any subsidiary  
25 factual determinations that were actually litigated and essential to  
26 judgment." And so that's what we have here in IPR2022-00236. This

1 question of does Hiraishi delay strobe and data signals on the data path was  
2 actually litigated and that was resolved against Netlist, as shown for  
3 example, on slide 46. And so, that's relevant both as a legal matter as to, you  
4 know, what does the term data path mean? And it's also relevant as a factual  
5 matter, which is does Hiraishi's S4 read and write leveling delay strobe  
6 signals and data signals on the data path from L0 to L1 and L2. And the  
7 Board found that, yes, Hiraishi does control the timing of the data and the  
8 strobe signals on the data path. And so, from our perspective, that's  
9 dispositive regardless of whether you construe data paths to be broad enough  
10 to cover both the strobe and data signals, or whether we just focused on the  
11 data signal alone. Either way, the Board has already resolved this issue  
12 against Netlist and held that Hiraishi does delay the data signal.

13           There is an addition --

14           JUDGE MCSHANE: Yeah, Mr. Chandler, on that issue, I know  
15 I'm sure Patent Owner is going to address this. But the claim, the  
16 independent claim at issue here, I think, the language is different. And if  
17 you want to address that issue, go ahead.

18           MR. CHANDLER: But again, that's exactly what the point is on  
19 48, on slide 48, which is even if the claim language is different, that does not  
20 remove collateral estoppel because collateral estoppel also applies to any  
21 subsidiary factual determinations that were actually litigated and essential to  
22 the judgment. Now, we believe that the claim is materially identical, as  
23 shown on slide 49. During prosecution, the examiner agreed that the claims  
24 are not patently distinct, distinct as between the '608 patent and the '035  
25 patent. And the distinctions that Netlist has raised don't change any of the  
26 analysis. So, for example, slide 50 compares the '035 claim language in the

1 middle, and the '608 claim language on the right, and it's a little easier. I see  
2 on slide 51, '035 says control the timing, whereas '608 says control of the  
3 data path to delay a signal through the data path. It's not a materially  
4 different claim language because either way, the Board has already  
5 determined, as shown on the left side, that Hiraishi delays the data and  
6 strobe signals, the DQ data and the DQS strobe signals, going through the  
7 data path. So, the yellow and blue highlighting is correlating how the  
8 different claim language in '035 matches up to '608. So, you know, it's sort  
9 of in a different order, where 1J in '035 corresponds to the end of 1F in '608,  
10 and 1E in the beginning of 1F in '608 corresponds to the end of 1J in '035.

11 But as a practical matter, the claim language is not materially  
12 different, as shown, again, during prosecution. And also, in slide 48 on the  
13 bottom right, the test is that the claim language doesn't need to be identical.  
14 Instead, the test is that collateral estoppel can apply so long as the  
15 differences between the unadjudicated patent claim and the adjudicated  
16 claim do not materially alter the question of invalidity. So, you know,  
17 what -- is there something materially different in the '035 or '608 claim  
18 language that materially alters the question of invalidity, and our answer is  
19 no, because Hiraishi, as for read and write leveling, is the exact same thing  
20 that we're pointing to in both, the exact same thing that the Board previously  
21 relied on, the same thing that we're pointing to here, and it matches up both  
22 with what the '035 claim language was talking about, as well as what the  
23 '608 claim language is talking about.

24 JUDGE MCSHANE: Mr. Chandler, and I apologize because I  
25 seem to keep dragging you back and forth between your slides, but we're  
26 going back to slide 49. Okay? And this is the -- this is the argument you are

1 making here related to the prosecution history. I didn't see -- I saw a  
2 reference to this, you know, a general statement here about the -- it was an --  
3 I guess it was an obviousness of patenting rejection and the claims weren't  
4 patentably distinct over each other. But this is the first time I kind of am  
5 hearing a more fleshed out argument that this is directly relevant to how we  
6 should interpret the claim in our case and for this patent. And so, I don't  
7 recall seeing that in your papers and any place else. Maybe I'm wrong. So,  
8 if you just point me to where you do that.

9 MR. CHANDLER: Well, again, this is in the reply brief. The  
10 final written decision didn't exist at the time of the petition. So, it's not in  
11 the petition, obviously. But in the reply brief, our first argument was that the  
12 claim of the '035 patent on the left here on page 1 of the reply brief, is not  
13 materially different from claim 1 of the '608 patent. And then, you know,  
14 we go through and we talk about how this petition has pointed to the same  
15 thing that the Board was talking about in IPR2022-00236. And then we go  
16 on the cite the *Google* case and the *Mobile Tech* case as to why there should  
17 be preclusion. And then we -- this isn't the only point we talk about. I mean  
18 we talked about repeatedly as we go through the decision -- or through the  
19 reply brief. So, you know, it's Exhibit 1066 is the previous decision. So,  
20 you can see all the places that we keep pointing to Exhibit 1066 about how  
21 issues had already been decided for example, on page 13, page 17 in the  
22 reply, page 32 of the reply, page 33 of the reply twice, page 34 of the reply  
23 twice, page 38. So, it was something we talked about a lot in the reply about  
24 how the issues that were raised and decided in IPR2022-00236 resolve the  
25 issues that Netlist is trying to relitigate in this case.

26 JUDGE MCSHANE: Yeah, yeah, I was kind of referring to the

1 implications of the prosecution history, that and that alone. So, in any event,  
2 you know, please proceed.

3 MR. CHANDLER: All right. I'll touch, again, on claim  
4 construction. We really don't think the Board needs to resolve it because the  
5 FIFO alone is sufficient. And I'll talk about it briefly since it seems like  
6 you're interested in it. Slide 59 shows that again Netlist admitted in its  
7 original complaint that the strobe signals were part of the data path, which is  
8 the red box. And this red box was Netlist's red box. And furthermore,  
9 Netlist admitted that those strobe signals are corresponding to each data  
10 signal line. And that's the claim language of Claim 1.

11 So, let me go to slide 64. So, slide 64 shows the language of Claim  
12 1 on the left, and then it shows Figure 2C in the middle, and it has some  
13 quotes from the specification in the middle. And it shows Figure 1 on the  
14 right. And it's interesting because Netlist has basically backed away from its  
15 Patent Owner response argument, which was in the Patent Owner response,  
16 Netlist is trying to say that the claim term data path by itself excludes the  
17 strobe signal. In the sur-reply Netlist realizes that's not going to work  
18 because in the '035 patent, Claim 1 makes clear a data path to have a strobe  
19 signal. Dependent Claim 10 makes clear that the data path can have a strobe  
20 signal. And Netlist's expert admitted the data path can have a strobe signal.  
21 Also, both Hiraishi and Butt, those are both now intrinsic evidence, because  
22 they're both part of prosecution in the family of patents as a result of the  
23 previous final written decisions against Netlist. Both Hiraishi and Butt use  
24 the term data path to include both strobe and data signal.

25 So, Netlist has basically abandoned the idea that the word data path  
26 by itself excludes the strobe signal. And now, Netlist's new argument, in

1 their sur-reply, is that it's really the word corresponding. So, if you look at  
2 the claim language in the bottom left here, it says a data path, and then it  
3 says corresponding to each data signal line in the respective set of data  
4 strobe signal lines. So, now Netlist is arguing, all right, well, it's not data  
5 path. We can't say that the word data path is what excludes the strobe  
6 signal. So now, Netlist is saying, all right, it's really this other language,  
7 corresponding to each data signal line. What Netlist is trying to do is say  
8 that when the claim says corresponding to each data signal line, that there  
9 must be a one-to-one correspondence between each data signal line and each  
10 data path, making the data path just an extension of the data signal line.  
11 That is Netlist's new argument. But Claim 1 does not require a one-to-one  
12 correspondence between each data path and each data signal line. And  
13 Figure 2C expressly teaches that there's not a one-to-one correspondence.  
14 Figure 2C shows there's a fork in the road through the data path -- or through  
15 the data buffer, which means that there are multiple lines going through the  
16 data buffer that correspond to each data signal line coming into the bottom  
17 of the data buffer. And that's entirely consistent with our position that you  
18 can have multiple lines, such as a DQ strobe signal and a DQ data signal that  
19 are in the data path through the data buffer. And that both of those signals  
20 will correspond to each data signal line coming in at the bottom of the data  
21 buffer.

22           There's nothing in the patent or the claims that requires a one-to-  
23 one correspondence, as suggested by Netlist, to contrast both Claim 1 in the  
24 specification of the '608 patent is consistent with multiple signals in the data  
25 path corresponding with each data signal line. And we know as a technical  
26 matter that the DQS strobe signal must travel with the DQ data signal and

1 thus correspond with that DQ data signal, which is entirely consistent with  
2 the language in Claim 1 of the '608 patent requiring that the signals in the  
3 data path correspond to each data signal line that comes into the bottom of  
4 the data buffer. And this idea of the strobe signal and the data signal  
5 corresponding to each other is shown, for example, on slide 60 where Netlist  
6 admitted -- and this is an annotation that Netlist provided where Netlist  
7 admitted that the DQS strobe signal must travel with the DQ data signal to  
8 ensure accurate data transmission. This is taught by Hiraishi, the figure  
9 that's shown here on the screen with Netlist's annotations, is Hiraishi's figure  
10 which again shows the strobe signal, and the data signal aligned with each  
11 other. It's taught by JEDEC. When I started the presentation today, I  
12 showed how JEDEC requires that the strobe and the data signal are aligned  
13 with each other. It's also admitted by Netlist's expert on slide 61 where he  
14 admitted that JEDEC requires the DQS strobe signal to travel with the DQ  
15 data signal within a very tight tolerance.

16 So, as a technical matter when we get back to slide 64, we know  
17 that every time that there's a data signal going through the data buffer there  
18 is a corresponding strobe signal that travels with it in a very tight alignment.  
19 And so, as a matter of claim construction, it makes sense to say that the  
20 strobe signal, in addition to the data signal going through the data buffer,  
21 corresponds to each data signal line that's coming up into the bottom of the  
22 data buffer.

23 JUDGE MCSHANE: Yeah, Mr. Chandler, on this, and I'll just try  
24 to, as best I can, I'm sure a Patent Owner's counsel will correct me if they  
25 find an error with what I say. But I think their position, I think what Patent  
26 Owner is trying to say, is that the data path is a data path, okay. It can carry

1 all different kinds of data, you know, it's just a general term. But let me  
2 suggest that we're not talking about claim construction here, we're not  
3 talking about claim construction of the term data path, *per se*. What we're  
4 doing is we're interpreting the claim to figure out what signals are being  
5 claimed to be sent on the data path, okay? So, that's what we're -- I think  
6 that's what we're doing, and that's what I think Patent Owner's position is.  
7 And Patent Owner points us to some embodiments in the patent that show  
8 that there is a disclosure of only data signals being sent on a data path. So,  
9 what do you say to that?

10 MR. CHANDLER: I disagree that those are embodiments where  
11 the patent has limited that embodiment to a, quote, data path. And the patent  
12 is quite emphatic about this issue where the patent says at column 10, line  
13 25, "It should be strongly noted that the following information is set for  
14 illustrative purposes and should not be construed as limiting in any manner."  
15 And then it goes right into Figure 3, which is one of the figures that Patent  
16 Owner is pointing to. So, those figures are not limiting as to what is a data  
17 path. The discussion of Figure 3 never says that the data path is only the  
18 data signal line. And with respect to Figures 15 and 16 as shown on slide  
19 68, the term I can -- it's is also shown on slide 67. So, there's the term first  
20 right strobe path, first right data path, second right strobe path, second right  
21 data path, etcetera. Those terms reinforce our position that all of those  
22 signals correspond to each other. They're all going through the data buffer  
23 together, and as shown on slide 68, as a legal matter, the Federal Circuit has  
24 told us on the bottom left in the *Weber* case, 492 F.4th at the 1070, "We've  
25 repeatedly warned against confining the claims to the specific  
26 embodiments." So, we think it'd be erroneous to limit the, quote, data path

1 to just Figure 16 which is at shown at the top, while ignoring the  
2 corresponding signal that travels along with the data signal, which is the  
3 strobe signal, and that together the strobe signal and the data signal are broad  
4 enough to fit within the broader definition of the claim data path.

5 I do want to get back through to the point which is my primary  
6 point which is that the Board doesn't need to resolve the construction, or as  
7 you put it, the claim interpretation, because regardless of how you try to say  
8 what is the data path, Hiraishi's embodiment, the same embodiment that we  
9 rely on in the petition as shown, for example, on slide 32, it matches up  
10 precisely with the preferred embodiment that Netlist is pointing to -- to try  
11 to interpret the data path which is Figure 16. So, on slide 32 I've got  
12 Hiraishi's Figure 5 on the left with the FIFO highlighted in blue, and that  
13 FIFO directly corresponds to what Netlist is claiming is the delay circuit  
14 through the data path which is again highlighted in blue on the right side of  
15 Figure 32. And so, I agree that the, you know, you don't have to call it claim  
16 construction, you can call it claim interpretation. But either way the Board  
17 doesn't need to resolve whether the proper claim construction or the proper  
18 claim interpretation is that the data path is broad enough to include both the  
19 strobe signal and the data signal, or whether it's narrower, as Netlist is trying  
20 to suggest with these dashed red lines that we've added on slide 32 where  
21 Netlist is suggesting that the data path is just the data signal because Hiraishi  
22 matches up precisely with Figure 16 of the '608 patent, and Hiraishi's  
23 teaching that you delay both the strobe signal and the data signal. And we  
24 know that you got to delay both of them because the only thing -- the only  
25 way anything works is if the strobe signal and the delay signal travel  
26 together. If you delay one of those signals you're going to have to delay the

1 other signal so that everything works properly. So, I mean it's honestly kind  
2 of red herring to say, well, you know, are you delaying the strobe signal or  
3 just the data signal, you're always going to be delaying both of them because  
4 they need to stay in alignment for anything to work properly.

5 Slide 33 and 34 is what I talked about earlier that the petition  
6 pointed to the FIFO, so there's no change in the in the embodiment that we're  
7 pointing to. And I want to talk about slide 35 because again it was --

8 JUDGE MCSHANE: Mr. Chandler, just a real quick one. You're  
9 pretty much, the time that you allocated for your opening, it's pretty much  
10 timed out here and you're getting into your rebuttal time. So, sorry, I didn't  
11 give you a warning, but (CROSSTALK) --

12 MR. CHANDLER: (CROSSTALK) Yeah, I'll say a few more  
13 words and then I'll wrap up for now.

14 Slide 35 compares Hiraishi's Figure 5 on the left to Figure 16 and  
15 15 of the '608 patent in the middle, and all of the green boxes. The point of  
16 the green boxes is to show that when Netlist tries to say that, and it's, you  
17 know, for the first time in its Patent Owner response that the data path is  
18 limited to just the solid orange data signals. What that does that excludes all  
19 of these components highlighted in green that affects the component in blue,  
20 such as the signals that are used to time that component in blue. But that's  
21 true for both Hiraishi on the left and the '608 patent on the right. So, it  
22 doesn't change the analysis. It's still an apples-to-apples comparison,  
23 whether you construe the data path very narrowly to just include the blue  
24 circuitry, which in Hiraishi is the FIFO, or whether you zoom out and say,  
25 no, really the data path and the delay circuit are all the components that have  
26 some impact on the timing of the signaling, which would include all of these

1 green components. Either way, depending, you know, whether you zoom  
2 out or you zoom in, Hiraishi matches up and is doing the same thing as the  
3 '608 patent. And what it's doing is this delaying both the strobe signal and  
4 the data signal.

5 I guess I will save the rest of my time for rebuttal.

6 JUDGE MCSHANE: Okay. Thank you, Mr. Chandler. You have  
7 about 13 minutes left for rebuttal. Mr. Bemben, are you ready to proceed?

8 MR. BEMBEN: I am. Thank you, Your Honor. I'm going to  
9 share my slides.

10 JUDGE MCSHANE: And how much time do you wish to reserve  
11 for surrebuttal?

12 MR. BEMBEN: I would like to say -- to reserve 15 minutes as  
13 well.

14 JUDGE MCSHANE: Thank you.

15 MR. BEMBEN: Now, can you see my slides and can you hear me  
16 well?

17 JUDGE MCSHANE: Yes, to both.

18 MR. BEMBEN: Okay. Thank you, Your Honors. And again,  
19 Richard Bemben on behalf of the Patent Owner, Netlist. Samsung has failed  
20 to demonstrate that Claims 1 through 5 are unpatentable. And I'm going to  
21 jump right to Judge McShane, your questions about claim construction,  
22 because I disagree with Mr. Chandler that they are not dispositive. They are  
23 dispositive to Samsung's original positions with respect to Ground 1. And  
24 then they're also dispositive with respect to Ground 2, in which Samsung has  
25 proposed moving a delay circuit from the Tokuhiko reference into Figure 5  
26 of Hiraishi at a location that is not on the data path corresponding to a data

1 signal line. And so, I'm going to go right to Claim 10, which is the claim  
2 language. The one thing I want to point out about Mr. Chandler's  
3 presentation is when you asked him about the claims, he went to the  
4 extrinsic evidence, the complaint, what the Board said in the '035 final  
5 written decision. There the claims were very different and they're different  
6 in a material way. What I want to focus on with respect to Claim 10 is the  
7 claim language and -- I'm sorry, slide 10, Claim 1 on the left hand side. And  
8 it shows the claim language and the operative language is that the data path  
9 corresponds to each data signal line in the respective set of data strobe signal  
10 lines. Netlist's construction or interpretation of this entire phrase, not just  
11 the term data path, is that Claim 1's data paths do not include strobe signal  
12 lines. Samsung had taken the opposite construction, as you heard today  
13 from Mr. Chandler, that includes both data signal lines and strobe signal  
14 lines. And as you pointed out, Your Honor, that is inconsistent with the  
15 plain language of the claim. We're not just asking you to analyze or to  
16 construe data path in isolation. That would be incorrect. That's not how we  
17 do claim construction according to the Federal Circuit. But what we do is  
18 we look at the way that that term is used in the context of the claims,  
19 including the surrounding claim language. And here it is clear that that data  
20 path, the Court specifically says corresponding to each data signal line in the  
21 respective set of data strobe signal lines. That's the claim language itself.  
22 And then if we look at the specification, that's also supported in the  
23 specification.

24 I'm going to move to slide 11, which shows on the left hand side,  
25 the operative language from the text of the patent. And on the right hand  
26 side, Figure 3. And what we see is that there are -- are these data signal

1 lines, DQ signal lines 322, shown in blue, and those correspond to the data  
2 signal lines that go into the circuits 320, which are DQ routing circuits or  
3 data routing circuits. By contrast, we have the strobe signal line, which is  
4 shown DQS, that feeds into the ID control circuit, which is on the bottom of  
5 Figure 3. So, there's data lines -- or I'm sorry, data signal lines that have  
6 data paths. And there are different strobe lines that have strobe paths. And  
7 that's also consistent with -- I'm going to move to slide 12. It's consistent  
8 with Samsung's District Court expert, some of his recent testimony. This  
9 was the subject of the recent motion for supplemental information. And this  
10 is extrinsic evidence, but it is consistent with the intrinsic record.

11 JUDGE MCSHANE: Yeah. Let me just interrupt on that one, if  
12 you don't mind, Mr. Bemben. On that one, we have a pending motion from  
13 you to file the supplemental, this stuff as supplemental evidence. And that  
14 motion is still pending. So, I just want to note that for the record. And also,  
15 here's a question though. What do you say about Petitioner's contention that  
16 in the District Court, what you're contending is that the data path includes  
17 both the strobe signal and the data signal?

18 MR. BEMBEN: So, yes, Your Honor. So, a few points on that.  
19 The first is that the District Court complaint is extrinsic evidence. It's not  
20 intrinsic evidence to the record. The intrinsic evidence trumps the extrinsic  
21 record. And what the intrinsic record is, is the claims in the specification.  
22 Those all support our construction. The second point I want to make is that  
23 it's a complaint. The purpose of the complaint is to provide notice. It's not a  
24 claim construction brief. It's not a Markman here. It's not a Markman order.  
25 It's none of those things. It's preliminary, and it doesn't dictate claim  
26 construction positions. If you go and look at what they've cited to, and even

1 on their slides, there's no express claim construction positions taken there.  
2 It's -- a complaint is to provide notice. And I believe other Board panels, at  
3 least in institution decisions, have recognized that a complaint is  
4 preliminary. It's not sufficient for making claim constructions. When you  
5 have to make a claim construction, you look at what the patent says and  
6 what the specifications of the claims say, what the specification says, and  
7 what the prosecution history says first. And here, the intrinsic record is clear  
8 that it's consistent with our construction. And so --

9 JUDGE MCSHANE: Well, nevertheless, Mr. Bemben, not to be  
10 argumentative, but it is -- you're representing the Patent Owner. It is their  
11 patent. So, presumably they have an understanding of the claims and what  
12 they mean, and what the, well, what's called the interpretation of the claim  
13 should be. Am I correct?

14 MR. BEMBEN: So, that is correct, I would say. But again, it's --  
15 the purpose of a complaint is to provide notice. It's not a claim construction  
16 position or a claim construction briefing. And so, to the extent that it is  
17 different or inconsistent with what the specification, with claims say, the  
18 specification in the claims trump. And that's how we get to interpret the  
19 claim in this proceeding. That's how the claim should be interpreted based  
20 on what the claim says.

21 JUDGE MCSHANE: Right. So --

22 JUDGE SZPONDOWSKI: So, Counsel, but it is the -- is the  
23 position that was taken in the complaint different from the position that's  
24 being taken here?

25 MR. BEMBEN: I will get back to you on that. Let me put a pin in  
26 that and get back to you on surrebuttal if you don't mind. I'd like to take a

1 look and consult with my co-counsel here. But I believe, I think I can  
2 answer your question just that if there is any inconsistency, it was -- it was a  
3 preliminary position. And it was before any Markman hearing, it was before  
4 any Markman briefing was filed in that case. And that is the type of thing  
5 that we would need to look to with respect to Patent Owners' positions on  
6 what they thought certain claim terms meant. We don't have that here, but  
7 what we do have in our case is the claim language itself, as well as the  
8 specification and prosecution history, all of which supports our position.

9           And so, getting to that point, if we look at slide 13, this is  
10 additional support in the specification for Netlist's claim construction  
11 position. And so, on the left hand side, we have some language from the  
12 patent itself. And the point of this slide is that Figure 16 in the patent, it  
13 shows the DQ routing circuit. That's the data routing circuit that is fed by  
14 the data signal lines. And what the patent describes the circuit and describes  
15 the data signal lines, it describes data paths. By contrast, if we go to slide  
16 14, slide 14 shows Figure 15 of the patent and some of the operative  
17 language from the specification. And here, this is showing the strobe path.  
18 And the strobe path, again, if we look at the small Figure 3 in the top  
19 righthand corner of the slide, that is in the ID control circuit. And that's for  
20 the strobe signal line. And when the specification refers to the strobe signal  
21 line, it refers to strobe path, which is, again, in contrast to Figure 16, when  
22 it's referring to data signal lines, it refers to data paths. So again, it's  
23 additional support for our position that the data paths that are recited in  
24 Claim 1 correspond to the data signal lines expressly said in the claim, and  
25 not the strobe signals.

26           Now, Mr. Chandler talked about -- I'm turning to slide 16, about

1 collateral estoppel, and I just want to briefly touch on some of the  
2 differences between Claim 1 of the '608 patent, which is shown on the left  
3 hand side of figures -- claim -- I'm sorry, slide 16, and '035 patent, Claim 1  
4 on the righthand side. And so, the language is materially different. The first  
5 thing is that in the '608 patent, Claim 1, the data path specifically in the  
6 claim, it says that it's corresponding to each data signal line in the respective  
7 set of data strobe signal lines. By contrast, the '035, Claim 1, it recites that  
8 the data paths are for transmitting respective data in strobe signals. That's  
9 different. That's expressly saying that the data paths there are for data in  
10 strobe. By contrast, Claim 1 of the '608 does not have that language, has  
11 different language, narrower language in some respects that the data path  
12 just corresponds to the data signal lines. Now, that's one material  
13 distinction. Another material distinction is when we get to the data path  
14 itself, and that's shown at the bottom of the claim highlighted in yellow. The  
15 data path must include a tristate buffer that's controlled by the expand  
16 processing circuit and a delay circuit that is configured to delay the signal  
17 through the data path and so on. So, a tristate buffer and a delay circuit in  
18 the data path. None of those limitations show up in the '035 patent Claim 1.  
19 By contrast, you see it's broader in a lot of respects. It says to control timing  
20 of the respective data and strobe signals on the data path. And so, those are  
21 material distinctions or material differences between the claim language, and  
22 those material differences also led to different ways that Samsung has tried  
23 to apply the prior art to the claims and then try to interpret prior art  
24 differently. So, what this shows is that the claims are materially different,  
25 and it actually supports our position that when Netlist wanted to recite a data  
26 path that transmitted both data and strobe signals or data paths that

1 transmitted both, it said it. And you see that in Claim 1 of the '035 patent.  
2 By contrast, Netlist also knew how to claim a data path that just  
3 corresponded to the data signal lines, and that's shown in the '608 patent, the  
4 patent that we're here to talk about today.

5           And so finally, I just want to point out that if you agree with  
6 Samsung's construction, what they're essentially doing is they're completely  
7 reading out each data signal line. And you see that here. They're rendering  
8 that language superfluous, which we know is incorrect, because you could  
9 read it, and you see on the bottom this is the way that they originally  
10 interpreted the data path with respect to Hiraishi. You could read that as just  
11 the data path corresponds to their respective set of data strobe signal lines.  
12 That's how they were interpreting it. They weren't interpreting it to include  
13 the language each data signal line -- or I'm sorry, corresponding to each data  
14 signal line. And so, they're rendering that language superfluous and that it,  
15 our contention is that that is incorrect from a claim construction position.  
16 It's also just inconsistent with the claim language of the claims and the  
17 specification.

18           So, unless there are any questions about claim construction, I just  
19 want to kind of take a step back and just kind of explain and try to frame  
20 our --

21           JUDGE MCSHANE: Yes, Mr. Bemben, I do have a quick  
22 question. There was a -- Petitioner had in its slide deck this argument about  
23 the prosecution history. Do you have any response to that? Is that --

24           MR. BEMBEN: Absolutely. So --

25           JUDGE MCSHANE: -- is that dispositive as to how we should  
26 interpret the claims, and why or why not?

1           MR. BEMBEN: It is not dispositive, Your Honors. And the first  
2 thing is I completely agree with you that this was not an argument that they  
3 developed in the papers at all. When you ask Mr. Chandler to show you he  
4 went through and pointed you to the '035 final written decision. Not where  
5 they argued that there was a terminal disclaimer and that that means we  
6 should be collaterally estopped. The second thing is -- is that terminal  
7 disclaimers they are prosecution conveniences and prosecution to get over --  
8 to -- to get over obviousness this type double patent rejections. They are not  
9 admissions that the patents -- the patent claims are not at least distinct for the  
10 purpose of collateral estoppel. When we look at collateral estoppel we need  
11 to look at, I'm going to go to slide 6 real quick. These are the factors for  
12 collateral estoppel, and the first one that Samsung needs to prove is that the  
13 issues are identical. And one of those things -- identity of issues includes  
14 material differences between the claims. And they simply haven't shown  
15 that, and a terminal disclaimer is not dispositive with respect to that. There's  
16 no admission with the terminal disclaimer that the claims are not patently  
17 distinct.

18           JUDGE MCSHANE: Thank you.

19           MR. BEMBEN: So, just like I said, I wanted to just take a step  
20 back and just kind of level set on this case. And it's our position, of course,  
21 that Samsung has failed to demonstrate the Claims 1 through 5 are  
22 unpatentable. We believe that Samsung has made two fundamental errors  
23 and misunderstood the claim which we just talked about. But they also  
24 misunderstood key teachings in the Hiraishi reference. When we pointed  
25 out these errors Samsung has taken a two-prong approach. The first thing  
26 that they did is they presented new theories and they distanced themselves

1 from their own expert. Samsung's reply, we believe and I believe it's  
2 consistent with some of the questions you asked, Your Honor, it has  
3 significantly changed their invalidity theory and it's presented new  
4 interpretations of Hiraishi. They've essentially attempted to rewrite the  
5 Hiraishi reference to meet their new theories. That's improper. But very  
6 importantly for this case, Your Honor, is that Samsung did not provide a  
7 reply declaration from their expert to support their new theories. And so,  
8 what we have now is Samsung's positions are based on unsupported attorney  
9 arguments, not on evidence.

10           The second way that Samsung responded when we pointed out the  
11 errors was to take a scorched earth approach to try to prevent the panel from  
12 considering arguments and evidence that proves that Samsung's positions  
13 are wrong. You saw that today in Mr. Chandler's opening. They're trying to  
14 evoke collateral estoppel to avoid our arguments, even though the claims  
15 and the issues were very different with respect to the '035 final written  
16 decision. They're trying to exclude Dr. Wedig's testimony from a related  
17 IPR in which he explained his understanding of Hiraishi in a way that's  
18 consistent with Netlist's positions. Also, tried to prevent the panel from  
19 considering testimony from their District Court expert, which we just talked  
20 about. And in fact, when they file their opposition that we mentioned, that  
21 totals 266 pages and includes a new declaration and attachments A through  
22 L, none of which was authorized by the panel. If you -- excuse me. Can I  
23 just, one second, Your Honor, there's some background noise that we're  
24 getting. I just want to make sure that you guys can hear.

25           JUDGE JURGOVAN: Hold on, okay.

26           JUDGE MCSHANE: Okay.

1 MR. BEMBEN: My sincere apologies, Your Honor. Your Honor,  
2 you were about to ask a question, I believe.

3 JUDGE SZPONDOWSKI: Yeah, so my question is that, you  
4 know, Petitioner is allowed to respond to arguments that are made in the  
5 Patent Owner's response. And isn't that all that they're doing here? Like, if  
6 the Patent Owner came up with a claim interpretation, a data path that  
7 perhaps Petitioner didn't anticipate, so they say, okay, well, you know, under  
8 that construction, here's our position, we're using the same embodiment of  
9 the reference that we relied on in the Petition. And so, I mean, what's your  
10 response to that? I mean, aren't they allowed to respond to your arguments?

11 MR. BEMBEN: So, Your Honor, they are allowed to respond to  
12 our arguments, of course, that's what the reply is for. However, Mr.  
13 Chandler talked about the *Axonics* case. I'm familiar with that case as well.  
14 There, that case is distinguishable for a few reasons. Here, it's not the  
15 situation where we have taken the claim construction position that they  
16 couldn't have -- that they couldn't have anticipated. In fact, Judge McShane,  
17 you have kind of described it as claim interpretation as opposed to claim  
18 construction because really we're just looking at the claim language of the  
19 claims, what the claims say. And so, for that reason alone, we think that this  
20 is distinguishable from *Axonics*. They should have seen the plain language  
21 of the claims to understand what they meant. But even I think another point  
22 (CROSSTALK) --

23 JUDGE SZPONDOWSKI: (CROSSTALK) Petitioner relies on  
24 your complaint though, and I think their position is that, hey, in the  
25 complaint this interpretation, construction, or interpretation, or -- or  
26 whatever of data paths. So, this is what we're relying on here in the

1 complaint. So, and I look forward to your answer about whether or not that  
2 position is or isn't consistent with the position here, but they certainly seem  
3 to think that it is.

4 MR. BEMBEN: So, and that's exactly what Mr. Chandler said.  
5 He said when you asked him, he said that the claim construction, or the --  
6 the positions in the petition, the mapping was based on what was said in the  
7 complaint. And what I have to say about that that's an incorrect way to do  
8 and analyze claims. You have to look at what the specification, what the  
9 claims say and what the specification says. That's the correct way to  
10 approach a petition in claim construction, not just look at a complaint. And  
11 again, for the reasons that I provided, even if it is inconsistent, it's the  
12 complaint, the purpose of the complaint is just to provide notice. It's not a  
13 claim construction position.

14 JUDGE JURGOVAN: Counsel, I'd like to ask a question.

15 MR. BEMBEN: Yes, Your Honor.

16 JUDGE JURGOVAN: That is, it sounds like, let's assume you're  
17 correct about this claim construction argument. It sounds like Petitioner has  
18 a fallback that is reading the delay circuit on Hiraishi's FIFO. Is the FIFO a  
19 delay circuit?

20 MR. BEMBEN: So, the FIFO is not the delay circuit that's recited  
21 in Claim 1. No, it's not. It doesn't --

22 JUDGE JURGOVAN: Why not?

23 MR. BEMBEN: Sure. Let me just get right to that, Your Honor.  
24 Okay, so I think I'm just going to start by turning to our slide 26 and just  
25 walking you through this figure on the righthand side. And so, with the  
26 figure on the righthand side, this is the figure directly from Samsung's reply,

1 page 14, okay? In the reply, they juxtaposed Figure 5 of Hiraishi, and  
2 Figure 16 of our patent below to try to show the similarities between the data  
3 paths. Now, what it actually shows is the differences, okay? Because what  
4 we have in Hiraishi on the top, and this is in the redirection, so on the  
5 righthand side would be the memory itself. The buffer of Hiraishi is in the  
6 middle. On the lefthand side is the memory controller that's off-chip. And  
7 so, going from right to left, we have signals coming in, data signals coming  
8 in, going to a selector, which is like a multiplexer. It's flexed between lines,  
9 L1 or L2, and it goes to the FIFO. The FIFO receives a strobe signal to let it  
10 know, sample the data now, and it's clocked out by the local clock signal,  
11 goes to a buffer, and then to the output pin. By contrast, if you look at ours,  
12 there are some similarities. For example, coming from right to left, there's a  
13 multiplexer that decides between lines YA and YB. But there's a key  
14 difference, and that key difference is that we have a delay circuit in the delay  
15 path. That's 1660. You see that being fed by a clock and by a delay signal  
16 that is computed. There's an amount of delay that's computed, and it's fed to  
17 that delay circuit to tell the delay circuit how much to delay the data signal.  
18 And then it goes to a sampler that's clocked by the, or that's, I'm sorry, that  
19 receives a strobe signal for sampling to the buffer and then out to the pin.  
20 And so, that FIFO in Hiraishi is not described as the delay circuit of Claim 1  
21 in any way. There's no express disclosure of that. And because there's no  
22 express disclosure, what Samsung needs is they need evidence  
23 demonstrating that a person of skill in the art would have understood  
24 Hiraishi's FIFOs to satisfy that claim element. They don't have that. Again,  
25 they failed to do it because they didn't provide a reply declaration from their  
26 expert. Dr. Wedig's positions in his original declaration, they're inconsistent

1 with this new theory. He did provide some testimony about the FIFO in his  
2 original declaration. And what he said is that it offers data and that it  
3 outputs based on the local clock. That is how Hiraishi describes it, and that's  
4 what it does. It doesn't satisfy the delay circuit of Claim 1.

5 JUDGE JURGOVAN: All right. Okay. But I mean, you know, as  
6 the data is being clocked through the FIFO buffer, is it not being delayed in  
7 a sense?

8 MR. BEMBEN: No, that's not what Hiraishi teaches at all.  
9 Hiraishi teaches that it's buffered and that it moves through based on the  
10 local clock signal. There's nothing like a delay circuit in the delay path  
11 receiving a delay signal that tells it how much an amount to delay, which is  
12 recited in our claims. It's not. They haven't proven that point, and that's not  
13 how Hiraishi describes the FIFO. And so, --

14 JUDGE JURGOVAN: I mean, if it's called FIFO, right, that's first  
15 in, first out, right? So, it's receiving data serially and it's clocking it in and  
16 clocking it out of the buffer.

17 MR. BEMBEN: That's right.

18 JUDGE JURGOVAN: So, wouldn't any data going through that  
19 buffer necessarily be delayed?

20 MR. BEMBEN: That's not, yeah. So, that's not what's required by  
21 the claim. It's not just is it delayed by some amount that is inherent in a  
22 signal passing through a line. The claim requires that it's delayed by a  
23 specific amount that's determined by the command processing circuit. And  
24 that's what we see in our Figure 16. There's the DS signal that's being fed to  
25 the delay circuit, telling it it's a specific amount. It's not just some inherent  
26 delay because there's data passing through to that circuit.

1 JUDGE JURGOVAN: Okay. But Hiraishi is showing that this  
2 LCLKW signal is coming from what I see in Petitioners saying the  
3 command processing unit, and it's going to the FIFO read circuit to adjust its  
4 timing.

5 MR. BEMBEN: So, the DLL is just a delay lock clock.

6 JUDGE JURGOVAN: Right. It's generating a clock signal.

7 MR. BEMBEN: It's taking the clock, that's right. It's taking the  
8 clock from that buffer in the center of the chip and then generating its own  
9 local clock. That's not a delay, and that's also not determining a delay  
10 amount, which is what our claims require.

11 JUDGE JURGOVAN: Got it.

12 MR. BEMBEN: There has to be that delay amount that's  
13 determined. And the important -- and we see that in the figure as well  
14 because that delay signal is going to the data path, and that delay signal is  
15 telling it how much do you delay this, delay the signal through the path?

16 JUDGE JURGOVAN: Thank you. I understand your argument.

17 MR. BEMBEN: Thank you. And so, what I will say is that, you  
18 know, Hiraishi describes the FIFO just as buffering data and being clocked  
19 out by the clock. It doesn't describe it as a delay circuit that satisfies Claim  
20 1. And so, as I was mentioning, what they need, Samsung needs evidence,  
21 some sort of evidence to prove that that's how a person of ordinary skill in  
22 the art would have understood it. They haven't done that, and again, their  
23 own expert described it as simply a circuit that buffers the data, and it uses a  
24 local clock to output the data. What he said, and I'm going to go to slide 23,  
25 his testimony was that it was the combination of all of the various elements  
26 that Samsung initially pointed to that made up the delay circuit. And you

1 can see the testimony here. He says, I mean, they all work together to  
2 implement the delay circuit. He didn't say that that FIFO alone satisfied the  
3 delay element of Claim 1. And this is his testimony, his deposition  
4 transcript, 2012, page 17, line 23 through 18, 5.

5 Now, so because they don't have evidence, they don't have a reply  
6 declaration, they don't have anything supporting this notion that the FIFO  
7 meets the delay circuit of Claim 1. That's a failure of proof, and that's  
8 dispositive in this case. You could rule on that, and that should end  
9 consideration. However, we have also prepared and provided a number of  
10 additional reasons why that FIFO does not satisfy the delay circuit of Claim  
11 1. We have those in our papers, and right now, I want to focus kind of just  
12 on the first one, because it's very easy to see. So, the FIFO's, they've do not  
13 operate in response to a module control signal. Their output is timed by the  
14 local clock signals, which we just discussed. And I'm going to go to slide  
15 28, which shows just that.

16 So, on slide 28 on the left hand side is paragraph 87 of Hiraishi  
17 explaining that the clock signal CK, which is shown in red, that's generated  
18 by the command address control register buffer 400, fed into Figure 5. And  
19 it generates the two local clock signals shown in blue and yellow,  
20 respectively. That's how it operates. Now, Petitioner maps that clock signal  
21 to the module clock signal, which is different. It's not the same. It's a  
22 different -- it's a distinct claim limitation. It's not the module control signal  
23 that is relevant to the delay circuit that's recited in Claim 1.

24 Now, I wanted to also mention, so this is one reason why  
25 Samsung's Ground 1 positions fail. But just jumping up to our roadmap,  
26 what I want to point out is that there's a second independent reason why

1 Samsung's Ground 1 position fails, and it's because they are incorrect and  
2 they haven't shown that the combination of Hiraishi and Butt disclose that  
3 determining the amount to delay the signal through the data path. And so, I  
4 want to get to that. I'm going to go to slide 33. And what you heard Mr.  
5 Chandler say, and I can actually just turn to slide 20 of Samsung's  
6 demonstrative here to ensure that this is fresh in your mind, their position is  
7 that for determining the amount, they have this two-step approach. The first  
8 step, according to them, is that delays are measured during the S4 read-write  
9 leveling operations in Hiraishi. Those delays, now first of all they're wrong  
10 about, those delays are not for delaying the signal through the data path, and  
11 I'll get to that, but that's the first step. So, delays in the S4 leveling, and then  
12 the second step, they say that Hiraishi teaches those delays from the first  
13 step are used during re-timing. That is incorrect. And that's incorrect for  
14 two reasons. First, they're fundamentally misunderstanding the S4 leveling  
15 operations that are described in Hiraishi. And the second reason is that  
16 Hiraishi simply doesn't teach that the re-timing is based on the S4 leveling.  
17 So, I'm going to start with the first one though, that they're just  
18 fundamentally misunderstanding how the S4 leveling operations are  
19 performed and what their purpose is.

20 I'll start with slide 19. This is Samsung slide 19. And this is  
21 something that Mr. Chandler showed you. And what he explained to you  
22 was that the S4 for leveling operations were to account for these delays  
23 between L1 and L2, those data paths. That's not what Hiraishi actually  
24 states. And what I'll say is that Mr. Chandler's position it's repeated in their  
25 reply. In their reply, page 20, they said that the leveling operations are  
26 needed because data line L1 to the upper memory chip is longer than data

1 line L2 to the lower memory chip, resulting in longer flight time delays.  
2 That's not what Hiraishi teaches. And so, I'll go to slide 34, our slide 34.  
3 I'm sorry. So, what Hiraishi teaches is that the clock signal is coming from  
4 the command address buffer 400 in the center of the chip. And the strobe  
5 signals are coming from the buffer circuits. And the write leveling operation  
6 is to align the strobe and the clock, which are coming from different  
7 locations to the memory chip. And we see that. That's described expressly  
8 in Hiraishi in paragraphs 143, 145, and 146. It's also shown in his figures.  
9 If you look at Figure 14 on the righthand side of slide 34, what he's showing  
10 in Figure 14B on the righthand side, and we have it circled in red, is that the  
11 result of the write leveling operation is that the clock signal coming from the  
12 command address control register 400 is going to be aligned with the data,  
13 that the data strobe signal that's coming from the buffer circuit when they  
14 reach the memory module. That's the purpose of Hiraishi's write leveling.  
15 It's not to determine delays in the data signal lines, it's delay of data signal  
16 lines. It affects the strobe signal.

17 Similarly, with respect to read leveling, I'm going to move to slide  
18 37 of our presentation, and this is the read leveling. And this is Hiraishi  
19 describes expressly, it's not about the L1, L2 differences in the data lines.  
20 It's because data is coming, now data is coming from the memory chip to the  
21 buffer now. So, data is coming from the memory chip to the buffer, and  
22 then the clock signal is coming from the command address control register  
23 to the buffer. And because of those two, the difference in the timing of those  
24 two signals being received by the buffer circuit, there is some adjustment.  
25 And what the adjustment is doing though, it's determining when to turn on  
26 the input buffer, input B. That's what it's deciding what to do. When do I

1 turn on the input buffer B? And let me show you a slide to -- I'll just go.

2 So, going back to slide 20, this is slide 20, and what this is  
3 showing is Figure 5, and the input buffers are shown in green. Now  
4 importantly, those input buffers are not being mapped. Samsung is not  
5 mapping them to the delay circuit. They map them to the tristate buffer. We  
6 see that the left hand side is from their petition and that was also confirmed  
7 by Dr. Wedig in his testimony. So, read leveling is not effecting, it's not  
8 about the delay circuit, it's about when do you turn on the timing of those  
9 input buffers to start receiving data. That's it.

10 And so, the second thing that they're misunderstanding is that  
11 these, the leveling operations are not the basis of the retiming operations.  
12 And so, now if I'm going to move to the retiming operations, the retiming  
13 operations in Hiraishi, he discloses that they occur during normal memory  
14 operations, so entering a normal read or normal write. By contrast, the S4  
15 leveling those are initialization or calibration procedures that happen before  
16 the normal operations. And so, the re-timing with this slide 35 shows is the  
17 re-timing in the right direction. And this is coming directly from our own  
18 expert. What he says is that Hiraishi resets the internal latency to the next  
19 highest clock cycle, which avoids the tedious process of having the buffer  
20 circuit compute individual delays. And we see that. The WL four clock  
21 cycles, the write latency, that's a known parameter of the system. Hiraishi  
22 just simply resets that to five. And because Hiraishi assumes that the  
23 differences in fly-by delays is less than one clock cycle, Hiraishi simply sets  
24 the buffer latency to the next higher clock cycle to adequately address all  
25 expected delays. That's Exhibit 2013, paragraph 125, our expert's testimony  
26 on this point. So, that's all that it's doing. There's no disclosure in Hiraishi

1 that you take the delays that are used in the S4, which are not even for  
2 delaying data signals, and then move them or use them for some reason in  
3 the re-timing. And we can see that nicely also in the figures. So, Figure --  
4 slide 36 shows Figure 12 of Hiraishi. This is a normal re-operation. And  
5 what you see is, you see the re-timing shown in green, where it's re-timing  
6 from four to five clock cycles. And you also see in red on the memory chip  
7 side, again, the leveling operation in the right direction is so that the clock in  
8 and the strobe signal are aligned, and you see that. These are two separate  
9 operations. They're not being used together. And in the redirection, it's even  
10 more apparent because if we look at slide 39, for example, what we have is  
11 that we have on the left hand side, again, this is Hiraishi Figure 5. And, as I  
12 mentioned, the write, I'm sorry, the read leveling, the S4 read leveling is for  
13 determining when do you activate those buffers. That's it. And what we  
14 have on the right hand side is we have the retiming in the right direction.  
15 And again, it's just moving from this one is a five, is the known parameter,  
16 and it's moving the latency to six. That's all. These are separate operations  
17 affecting different things. Are there any points -- any questions on this  
18 point? Because we think that this is an independent reason that Samsung's  
19 position fails on Ground 1. Again, they have taken this position that there's  
20 this two-step approach. You use the S4 leveling -- S4 read and write  
21 leveling delays, move them into the retiming. There's no support for this.  
22 Again, their expert did not provide a reply declaration on this point. And  
23 what we see in their reply is a lot of figures, a lot of color, and a lot of  
24 attorney argument trying to make this case, trying to show that you use  
25 those S4 leveling delays in the retiming. It simply isn't the case. It's not  
26 disclosed in the reference. The only thing that they have is a bunch of

1 figures that their attorneys made in color coded.

2           Now, I will get to Ground 2 briefly. So, in Ground 2, and I'm  
3 going to turn to slide 41. As I mentioned before, on the left hand side is the  
4 proposed combination. And what they have proposed is you see the purple  
5 DR1, that is a delay circuit from the Tokuhiko reference. And they proposed  
6 moving it next to, or on top of, the strobe generating circuit that's shown in  
7 Figure 5 of Hiraishi. Now, this fails facially because that's a delay circuit,  
8 even if you could do it, it's not in the data path. And so, again, this is our  
9 construction on this. The construction on data path is dispositive for this, for  
10 Ground 2. Even if you want to entertain this argument for a little bit, there's  
11 other reasons why this combination would fail. And so, what slide 43 shows  
12 is testimony from Dr. Wedig. What he said was that, and this is a little bit in  
13 the weeds, but what he said is that you would, that circuit that he's coming  
14 out of 376, this circuit that they created by putting the delay circuit from  
15 Tokuhiko into the strobe generating circuit. What that would do is it would  
16 take the local clock signal and then generate a delayed strobe. And that  
17 delayed strobe would be sent both output on the line L0, but that delayed  
18 strobe would then be fed to the FIFO and will be used to output the FIFO.  
19 That's what he said. Now, that theory is wrong. It doesn't make any sense.  
20 First of all, it's inconsistent, I'm moving to slide 44. It's inconsistent with  
21 what Hiraishi teaches. Hiraishi teaches plainly that the FIFO is a  
22 synchronous FIFO. It operates in response to the clock signal, not a strobe  
23 signal. The other thing I want to point out is that if you, or if you kind of  
24 entertain the combination there, that FIFO is not receiving two strobe  
25 signals. It would be receiving this strobe signal from the combination of  
26 Hiraishi and Tokuhiko that they've made up. But it's also receiving a strobe

1 signal that's highlighted in the red box on the righthand side. Samsung  
2 hasn't explained how that FIFO would operate when it receives two strobe  
3 signals, nor would it. And the reason, we can go to slide 45, strobe signals  
4 are different than clock signals. Strobe signals are intermittent signals,  
5 they're like any other command. Clocks are continuous signals. They are  
6 continuously being pumped into the FIFO. It's very different. They haven't  
7 explained how you would clock out the FIFO with a strobe signal. Another  
8 problem that's shown on this slide, 45, is that the strobe signal, it has  
9 additional data. It has a preamble and a postamble that would interrupt or  
10 interfere with any type of, or any attempt to clock out that FIFO. It simply  
11 wouldn't work, and they haven't accounted for that. And just on this point,  
12 again, there is no expert testimony. There is nothing to support them on  
13 these points other than their attorney argument.

14 Unless there are any questions, I will reserve my remaining time  
15 for rebuttal, Your Honors.

16 JUDGE MCSHANE: Okay. Thank you. And just give me a  
17 minute, and I will figure out how much time you have remaining for -- oh,  
18 actually, I do have a question.

19 MR. BEMBEN: Yes, Your Honor.

20 JUDGE MCSHANE: Let me ask you a question real quick. In  
21 your sur-reply, I noticed that you did address issues, and in this discussion  
22 today, you did address issues related to the supplemental evidence, which as  
23 I indicated, that motion to be allowed to file that supplemental evidence is  
24 still pending. So, it's not in the record, officially. Anything, any arguments  
25 you want to add here on the record, on that evidence, if we were to grant that  
26 motion, and it would be allowed in the record. Anything else you want to

1 say about it at this point?

2 MR. BEMBEN: Yes. Just to make sure that I'm understanding  
3 your question, Judge McShane, you're talking about the Samsung's District  
4 Court expert's testimony with respect to the data path?

5 JUDGE MCSHANE: Yes, exactly. I'm sorry, I mangled the  
6 question, but I'm from Brooklyn, so there you go.

7 MR. BEMBEN: No problem.

8 JUDGE MCSHANE: It goes with the territory.

9 MR. BEMBEN: The only point that I'd like to reiterate there is  
10 that it's consistent with our positions, and more importantly, it's consistent  
11 with the intrinsic evidence that you don't necessarily need to turn to the  
12 extrinsic evidence here. And in fact, you know, one of the things that  
13 Samsung said, so, so, you know, they're fighting to keep this evidence out.  
14 And they go through and try and keep this evidence out. One of the things  
15 they say, and this is in their own paper, 37 at page five, they say, thus, the  
16 Board need not resort to extrinsic evidence to determine the construction of  
17 data path. I completely agree. Look at the intrinsic evidence. It is telling  
18 that the claim language, and the specification supports our position. I will  
19 also say, just, just since we're talking about claim construction again, and  
20 there's been a lot of allegations that we have changed our claim construction  
21 positions. What I want to say is that's not true. And one of the reasons that  
22 that's not true is because in our Patent Owner preliminary response or POPR,  
23 we did include a footnote about this issue. This is on page 10, footnote 2 of  
24 the Patent Owner preliminary response, paper 6. Of course, it's not a fully  
25 fleshed out claim construction position. But what we did say is that with  
26 respect to this specific limitation that we're talking about today, that

1 Petitioner's analysis was conflating the data in the strobe signals and that it  
2 didn't show that the data was being delayed. And so, we see that in two.  
3 And Samsung did have an opportunity to respond. They were granted a  
4 reply to our Patent Owner preliminary response. They did not address this  
5 issue at all. And so, we have been consistent in this proceeding about the  
6 way that we are interpreting this claim limitation. And I'll leave it at that.

7 JUDGE MCSHANE: Okay. Thank you. You're going to have 18  
8 minutes for sur-rebuttal, and I'll turn it over back to Mr. Chandler, and you  
9 have 13 minutes for rebuttal.

10 MR. CHANDLER: Thank you, Your Honor. The last argument  
11 by Counsel was directly refuted by the institution decision, paper 13, page  
12 16, where the Board specifically held Patent Owner does not present any  
13 proposed claim constructions. And that was both after the preliminary  
14 response and the preliminary reply. So, Patent Owner clearly changed its  
15 theories. This is addressed on our slides, 58 and 59, where in the complaints  
16 against Samsung, they very clearly drew a dashed red box that included the  
17 strobe signal as part of the delay search in the data -- in the data path. And  
18 then as shown in our slide 59, they specifically said that that data path, and  
19 they put a red box around it, and that red box includes DQS strobe signals,  
20 as well as multiple DQ data signals. They said that data path, the red box,  
21 corresponds to each data signal line. That's the exact claim language. So,  
22 they changed their construction from the time of the petition, so the Patent  
23 Owner response, and as Judge Szpondowski noted, it is appropriate for us  
24 under the *Axonics* case to respond to their change in claim construction.

25 I thought their argument was pretty remarkable in what they were  
26 doing because they literally are trying to challenge every single issue that

1 this Board already determined in a final written decision against Netlist,  
2 including Ground 2. The argument, the second to last argument by counsel  
3 for Netlist was trying to challenge Ground 2's combination. The Board  
4 specifically held, as shown in our slide 112, that there was a motivation to  
5 combine Tokuhiko with Hiraishi with a reasonable expectation of success.  
6 And the Board specifically rejected the same arguments that Netlist is trying  
7 to raise now about how there would have been some differences, and the  
8 Board said that's just a bodily incorporation argument.

9 Same thing with Ground 1. Again, the test for collateral estoppel  
10 is not only -- it's not simply whether the claim is the same. That would be a  
11 claim preclusion argument. Issue preclusion also applies and that is that the  
12 issue is the same. The Board held in *Mobile Tech v. InVue* that a party is  
13 bound by any subsidiary factual determinations. And so, if we look at that  
14 final written decision, Exhibit 1066 at the top of page 34, you can see the  
15 arguments that Netlist made to this very Board, and they were all rejected.  
16 Netlist argued that Osanai, which is the same as Hiraishi, doesn't control the  
17 timing of the data in strobe signals on the data paths in accordance with time  
18 information. So, all the arguments you just heard from counsel for Netlist,  
19 same arguments that were being presented in the previous final written  
20 decision in IPR2022-00236, the Board rejected them. The Board correctly  
21 concluded that S4 read and write leveling does change the timing of both the  
22 strobe and the data signals. And that's the same theory that we're relying on  
23 here. It doesn't matter if you zoom out and look at the entire data buffer, if  
24 you just zoom in and look at the FIFO on the data line, the result is the same,  
25 which same environment is that Hiraishi delays the data signals.

26 I wanted to respond to the argument about write leveling where

1 counsel for Netlist was pointing to Figure 14 of Hiraishi. Figure 14 of  
2 Hiraishi is how the write leveling measures the delays on the vertical delays  
3 L1 and L2. And to make that measurement, you only need to measure the  
4 delay of the strobe signal because you know that the data signal is going to  
5 travel along with the strobe signal. So, you don't need to make two  
6 measurements because those two measurements are going to be the same.  
7 Instead, you just make one measurement using the strobe signal. But here's  
8 the key point. It's expressly described in the petition on pages 45 to 46,  
9 which is after you have measured that delay as part of write leveling, you  
10 know now what that vertical delay was on L1 and L2. You then apply that  
11 delay to both the data signal and the strobe signal during a write operation.  
12 That's how it works and that's explicitly shown in Figure 12 of Hiraishi.  
13 From Figure 12 of Hiraishi shows that after write leveling, both the DQS  
14 strobe signal and the DQ data signal are both delayed by the amount shown  
15 in this blue box called retiming, which is about 0.7 clock cycles. So, in this  
16 example the vertical flight time delay on L2 was about 0.3 clock cycles.  
17 Hiraishi teaches displaying both the strobe signal and the data signal by 0.7  
18 clock cycles. And you can see that if you compare DQS in, that's the strobe  
19 signal coming into the blue data buffer as compared to DQS out. DQS in  
20 versus DQS out is a difference of 0.7 clock cycles if you look at the timing  
21 diagram. And similarly, the difference between DQ in and DQ out is a  
22 difference of 0.7 clock cycles. So, Netlist's suggestion that write leveling is  
23 only about the strobe signal is completely wrong and is completely  
24 contradicted by what we said in the petition when we explained, which is  
25 that Figure 12 of Hiraishi expressly teaches that you delay both the data  
26 signal and the strobe signal. And that's exactly what the Board held in

1 IPR2022-00236 is that S4 read and write leveling both delay the timing of  
2 both the data signal and the strobe signal. So, it's completely improper for  
3 Netlist to keep relitigating issues that it already lost.

4           There was some more arguments about why Hiraishi's FIFO is not  
5 a delay circuit. And let me just put up a slide that summarizes the three  
6 arguments that was Netlist's slide 27. So, Netlist had three arguments for  
7 why the FIFO is not a delay circuit, even under our theory. And I want to  
8 just respond to I think the first argument, which is the one that Netlist  
9 focused on was about how FIFO, Hiraishi's FIFO, supposedly does not  
10 operate in response to a module control signal. And it just uses a local  
11 clock signal. That's incorrect. And we addressed this on our slide 37. So,  
12 our slide 37 shows the way that Hiraishi's data buffer works, and again, this  
13 two-step process where the first step is a mode register set command issued  
14 during initialization. So, when you boot up your computer in the morning,  
15 the first thing that happens is everything gets initialized, and that's all done  
16 in response to this mode register set command. That mode register set  
17 command satisfies claim limitation 1[b] of a system command signal that  
18 goes to the module. And then what happens is the red module controller, in  
19 response to that mode register set command, will issue over the DRC line  
20 the module control signal in response to the system command signal that  
21 tells the blue data buffers to perform the S4 read and write leveling. And  
22 then as shown on slide 40, for example, during the S4 read and write  
23 leveling, the data buffers, they measure and store the amount of delay. And  
24 this is done in response to that brown DRC module control signal as part of  
25 the S4 read and write leveling. Figures 14A and 14B on the top are the  
26 measurements done for write leveling. And then Figure 15 are the

1 measurements done for read leveling. So, those measurements are both done  
2 during initialization. Everything's calculated and stored. And then  
3 initialization is finished. And then slide 41 shows, okay, now we're done  
4 with initialization. Now we're up and running. The computer's running  
5 normally. And now, when there is a normal read or write command in  
6 purple, that is a system command signal that satisfies claim limitation 1[b].  
7 And this time, the red module controller will issue a signal over DRC, which  
8 is a module control signal in response to the normal read or write command.  
9 And then DRC will cause all of these delays to happen that we talked about.  
10 Those delays were stored in the upper right of Figure 5 in the data register  
11 control circuit. And those delays are what caused the FIFO to delay by the  
12 appropriate amount. And that was discussed in paragraph 135 with respect  
13 to Figure 12, which is in the right direction, when you're writing data. And  
14 then paragraph 130 does it for Figure 11 in the read direction. And it's the  
15 FIFO that does it. And that's expressly stated in paragraph 130 and 135.  
16 The FIFO does the retiming. And the way it works, let me see if I've got, I'll  
17 stick with this slide. The way it works is there are two signals to the FIFO.  
18 You can see the signal on the right, this input signal on the right that's a hash  
19 orange, that times when the FIFO takes in the data signal, and then there's a  
20 second signal, which here is red, and that times when the data goes out of the  
21 FIFO. And so, the difference between the timing of the input signal and the  
22 timing of the output signal will vary depending on how long the FIFO needs  
23 to delay the data. And that is how the FIFO is able to provide a variable  
24 amount of delay, and this is summarized at the beginning with these big  
25 arrows on slide 76, summarizes the delay in the right direction where the  
26 FIFO can do a variable delay of 0.3 clock cycles. If the data is going onto

1 L1, which has that longer vertical flight time delay, or the FIFO can delay it  
2 by 0.7 clock cycles if the data is going on the shorter L2 which has a shorter  
3 vertical flight time delay of 0.3 clock cycles. So, the FIFO satisfies even  
4 Netlist's narrow claim construction, and that's why our position is that the  
5 Board doesn't need to resolve exactly whether the claim should be  
6 interpreted or construed or whatever word you want to use the way that  
7 Netlist contends, or whether the way that we contend, because the FIFO  
8 satisfies even Netlist's narrowest construction, and the FIFO not only  
9 satisfies that construction it matches up with the preferred embodiment in  
10 Figure 16 of the '608 patent.

11           There's some more I can say. Are there questions the Board would  
12 like me to respond to before I run out of time?

13           JUDGE MCSHANE: Yes. Mr. Chandler, I'm just going to repeat  
14 the question that I had for your colleague. We do have that pending motion  
15 to file the supplemental evidence. If that motion was granted is there  
16 anything that you want to add on the record here as to that evidence?

17           MR. CHANDLER: Oh, no. I mean I think our paper suggested  
18 quite clearly and then slides 141 through 144 respond to it. 141, there's no  
19 way they can get over the requirement that the reason we could not have  
20 obtained it earlier, and in 142, I mean if it comes in it doesn't change  
21 anything because the witness was testifying under Netlist's apparent view of  
22 the claim scope. Claim construction was not an issue in District Court.  
23 Neither party proposed any claim construction in District Court, and  
24 Samsung's expert, who is not the same expert here, and we had no notice of  
25 this deposition, he stated that he was just providing opinions under Netlist's  
26 apparent view. So, not only is it extrinsic evidence, it's extrinsic evidence of

1 what Netlist's apparent view was, not what Samsung's claim construction  
2 position was.

3 JUDGE MCSHANE: Okay. Thank you. Any other questions,  
4 Judges?

5 MR. CHANDLER: I mean, there's more, you know, there's more  
6 if I have more time that I can.

7 JUDGE MCSHANE: Oh, yeah, yeah, you can wrap up. We'll  
8 give you a minute here or two to wrap up.

9 MR. CHANDLER: All right. So, I'll end again on slide 76, which  
10 is, you know, the Board already determined in IPR2022-236 the way that  
11 Hiraishi works and the (INDISCERNIBLE) for read and write leveling does  
12 delay the data signal through the data path. And slide 76 is really important  
13 because it rebuts Netlist's primary two arguments, which is the FIFO does  
14 not simply add one clock cycle of delays. That it adds a variable amount of  
15 delay based on what it previously measured and stored. And in the example  
16 here, that delay is either 0.3 clock cycles, or 0.7 clock cycles. And it also  
17 rebuts Netlist's argument that Hiraishi just simply waits until the next clock  
18 cycle, and then again, you can see that's not what happens. The data comes  
19 out at T4.05, which is not the next clock cycle, or it comes out at T4.45,  
20 which is not the next clock cycle. So, both of the Boards has already  
21 determined, as well as what Hiraishi clearly teaches, the FIFO delays in  
22 response to the amount that was previously measured and stored, and that  
23 satisfies Claim 1's requirement of delaying a data signal in the data path by  
24 the amount that was determined.

25 Any other questions the Board would like me to address?

26 JUDGE MCSHANE: Yes. I'm not hearing any -- any other

1 questions. And with that, thank you, Mr. Chandler. And we turn it back to  
2 Mr. Bemben. And you have 18 minutes for surrebuttal, sir.

3 MR. BEMBEN: Thank you, Your Honor. And to address a  
4 question that Judge Szpondowski asked, you asked with respect to did we  
5 make a different claim construction or is the complaint inconsistent with  
6 what we're saying here about the data path? The answer is no, it's  
7 consistent. We will direct you to 58 through 60 of the complaint. And what  
8 I want to show is Samsung's slide 31. And they focused on the orange box  
9 here. That orange box is not in the complaint. It's an annotation by  
10 Samsung themselves. It's one of the things that they pointed to -- to show  
11 that the claim construction positions were inconsistent. And my co-counsel  
12 even mentioned that Netlist offered to put our position in a report to  
13 Samsung and they refused that offer. And so, our position is that the  
14 positions that we've taken with respect to the claims in the complaint, as well  
15 as in this IPR, are consistent.

16 Now, to address Mr. Chandler, again, Samsung is relying heavily  
17 on collateral estoppel, and we are simply not estopped in this case. I'm  
18 going to go back up to the difference in the claim language. This is our slide  
19 7 and we have significant differences in claim language which drove also the  
20 mapping of the prior art. The prior art that were used in the two  
21 proceedings, the one for the '608 and the '035 are the same or largely the  
22 same, but that doesn't end the inquiry. That's not sufficient. We have to  
23 look at the claims. The claims are very different. There's a data path that  
24 corresponds to the data signal lines in the '608, and that data path is even  
25 further narrowed because it has a tristate buffer and the delay circuit. That's  
26 not in the other claims, the claims of the '035 patent. And because we have a

1 specific delay circuit in the data path of the '608 patent, Samsung had to  
2 make this combination, or tried to make this combination, to move the  
3 Tokuhiro delay circuit DR1. I'll show you. Slide 41. They moved that into  
4 Figure 5 of Hiraishi for this, in this IPR. They didn't make those arguments  
5 in the previous IPR. And so, just to say that, yeah, there was a motivation  
6 to combine argument that the Board accepted for broader claims doesn't  
7 mean that there's motivation to combine arguments in the specific  
8 combination that they presented in this IPR, that that is supported, and that  
9 that is something that we should be collaterally estopped from you sharing  
10 our arguments on.

11 Now, Mr. Chandler also talked about the leveling operations in  
12 Hiraishi and showed you some slides. I encourage the panel to go back and  
13 look at Hiraishi. Hiraishi never says that the S4 leveling operations are then  
14 used, later used, in the retiming operations. It simply doesn't say that. And  
15 if you go back and you look at what Samsung is pointing to when they're  
16 making those arguments, it's their own petition. It's their own figures that  
17 they made up to try to prove this point. Let me show you slide 24 of  
18 Samsung's presentation. This is one that Mr. Chandler showed. It talks  
19 about --

20 JUDGE MCSHANE: Mr. Bemben, you're not running, or we can't  
21 see your slides, I don't think, but we can refer to them as well. We have  
22 them on our desktop.

23 MR. BEMBEN: My apologies, Your Honor. I'll choose. Let me  
24 just share that. So, this is, again, Samsung's slide 24, and this is something  
25 that he showed today. He made this argument that there's the retiming is the,  
26 I'm sorry, the leveling is the delays are then used in the retiming, and he

1 showed this figure, and he showed these arrows in yellow and in blue.  
2 Those are things that they made up. And then what he's pointing to as  
3 support is the petition. This is not in Hiraishi. And there's also no support  
4 from their expert that explains that this is the way that this works because  
5 their expert did not provide a reply declaration.

6 Now, Mr. Chandler also made a statement about the, about the  
7 command, let me go to Samsung's slide 38, the MRS command. And now,  
8 this is going back to the FIFO. So, let me just reset for a second. This is  
9 going back to the FIFO. Still our position that if you consider this new  
10 argument that the FIFO satisfies Claim 1's buffer circuit, that they don't have  
11 any expert testimony, they don't have anything to support that. And so,  
12 that's a failure of proof and we should prevail there. But there is additional  
13 arguments that we pointed out to why that FIFO does not satisfy Claim 1's  
14 delay circuit. And one of them is this argument that the delay circuit in  
15 Claim 1 it operates in response to module control signals, which have to  
16 come from system command signals. Okay. There's no dispute on that  
17 point.

18 And Samsung's mapping is shown here. It's shown on their own  
19 slide 38. They're alleging that Hiraishi teaches the S4 read and write  
20 leveling. It's performed in response to the MRS command. Now, that's  
21 incorrect. Now, what Hiraishi teaches, and this is shown in their own slide,  
22 if you look at the bottom here, it has reproductions of paragraphs 139 and  
23 140 of Hiraishi. If there is an MRS command, which Hiraishi doesn't teach,  
24 Hiraishi teaches set mode registers in step S3. And what he says is that upon  
25 completion of mode register setting operation, a leveling operation between  
26 the data register buffer 300 and the memory chip 200 is performed. So, any

1 MRS command, if there was one, it would be used in step three, not in the  
2 S4 leveling. And that's consistent with our own expert said. We have a  
3 picture of their expert here on the righthand side and look at this language  
4 carefully. What he said is, a skilled artisan would have understood from the  
5 disclosure that the system memory controller instructs the command address  
6 control register buffer of Hiraishi's module to perform the S4 read write  
7 leveling using a first set of command signals similar to the mode switching  
8 commands and the mode register set commands. He doesn't say that they  
9 use the MRS command. He's speculating that there would be some other  
10 command, which he has not identified, that would be similar to those  
11 commands that Hiraishi would use in S4 leveling. His testimony is not  
12 consistent with what they're saying on this slide, that Hiraishi's S4 write  
13 leveling is performed in response to the MRS command. If there is an MRS  
14 command, Hiraishi teaches that that would be used in S3, not in S4.

15 Now, I just want to go back to what we originally said. We heard  
16 today there was a lot about, a lot of figures, a lot of annotations, all of that,  
17 but if we just return to the fundamentals of patent law and we think about  
18 what did the claims say and what did the prior actually teaches, we should  
19 prevail on that. The data path, our construction of the entire term is  
20 consistent with the specification, it's consistent with the intrinsic record and  
21 the claim language, and that is dispositive to a lot of the issues and dispute  
22 here today.

23 Now, what we talked about today also was just Claim 1. Of  
24 course, Claims 2 through 5 are also at issue in this proceeding, and Petitioner  
25 carries the burden on those to prove that those are invalid, and that burden  
26 never shifts to the Patent Owner. There has been no record development

1 with respect to claim, Dependent Claims 2 through 5, and I just want to  
2 point that out. You know, the Patent Owner carries no obligation to raising  
3 objections to those, but the Petitioner still has to meet their burden. Here,  
4 they've shifted their theory with respect to the FIFO and the delay circuit,  
5 and they never come back and address how they're under their new theory,  
6 Dependent Claims 2 through 5, which supposedly are still the same or still  
7 good. And so, it's our position, of course, that they have failed to meet their  
8 burdens for multiple reasons on Claim 1, but they have done nothing to  
9 develop the record with respect to Dependent Claims 2 through 5, which is  
10 their burden.

11 With that, if there are any questions, I'd be happy to entertain them.

12 JUDGE MCSHANE: Okay. I'm not hearing any questions. And  
13 with that, the case is submitted and taken under advisement. We would like  
14 to thank counsel very much for their preparation and the presentation of  
15 arguments today and answering our questions. It really has been very  
16 helpful, and we really do appreciate it. We know how much time you folks  
17 put into this. It's pretty dense to put it mildly, and, you know, you really  
18 have, you know all the details, and we appreciate that.

19 If the parties could just stay, counsel could stay on the line after the  
20 Judges drop off, we'd appreciate it, just in case the court reporter has any  
21 questions for you. And with that, we're off the record, and thank you very  
22 much.

23 (Whereupon the above-entitled matter went off the record at 2:57  
24 p.m.)

IPR2023-00847  
Patent 10,268,608 B2

PETITIONER:

Eliot Williams  
Theodore Chandler  
Ferenc Pazmandi  
Michael Knierim  
Brianna Potter  
BAKER BOTTS L.L.P.  
eliot.williams@bakerbotts.com  
ted.chandler@bakerbotts.com  
ferenc.pazmandi@bakerbotts.com  
michael.knierim@bakerbotts.com  
brianna.potter@bakerbotts.com

PATENT OWNER:

Richard Bemben  
STERNE KESSLER  
rbemben-ptab@sternekessler.com

Hong Annita Zhong  
Jonathan M. Lindsay  
IRELL & MANELLA LLP  
hzhong@irell.com  
jlindsay@irell.com