



US 20120049294A1

(19) **United States**  
(12) **Patent Application Publication**  
**Chen et al.**

(10) **Pub. No.: US 2012/0049294 A1**  
(43) **Pub. Date: Mar. 1, 2012**

(54) **FORMING CROWN ACTIVE REGIONS FOR FINFETS**

**Publication Classification**

(75) Inventors: **Chen-Ping Chen**, Toucheng Township (TW); **Hui-Min Lin**, Zhubei City (TW); **Ming-Jie Huang**, Hsin-Chu (TW); **Tung Ying Lee**, Hsin-Chu (TW)


(51) **Int. Cl.**  
*H01L 27/088* (2006.01)  
*H01L 21/28* (2006.01)  
(52) **U.S. Cl.** ..... **257/401**; 438/424; 257/E27.06; 257/E21.19

(73) Assignee: **Taiwan Semiconductor Manufacturing Company, Ltd.**, Hsin-Chu (TW)

(57) **ABSTRACT**  
A device includes a plurality of intra-device insulation regions having a first height; and a plurality of semiconductor fins horizontally spaced apart from each other by the plurality of intra-device insulation regions. A portion of the plurality of semiconductor fins is disposed above the plurality of intra-device insulation regions. The device further includes a first inter-device insulation region and a second inter-device insulation region with the plurality of semiconductor fins disposed therebetween. The first and the second inter-device insulation regions have a second height greater than the first height.

(21) Appl. No.: **12/874,039**

(22) Filed: **Sep. 1, 2010**






Fig. 1A




Fig. 1B




Fig. 1C




Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 8




Fig. 9




Fig. 10




Fig. 11




Fig. 12




Fig. 13




Fig. 14




Fig. 15




Fig. 16




Fig. 17




Fig. 18




Fig. 19

## FORMING CROWN ACTIVE REGIONS FOR FINFETS

### CROSS-REFERENCE TO RELATED APPLICATION

[0001] This application relates to the following U.S. patent application Ser. No. 12/843,728, filed Jul. 26, 2010, and entitled "Cross OD FinFET Patterning," which application is hereby incorporated herein by reference.

### TECHNICAL FIELD

[0002] This application relates generally to integrated circuits, and more particularly to fin field-effect transistors (FinFETs) and methods of forming the same.

### BACKGROUND

[0003] With the increasing down-scaling of integrated circuits and increasingly demanding requirements to the speed of integrated circuits, transistors need to have higher drive currents with smaller dimensions. Fin field-effect transistors (FinFET) were thus developed. FinFET transistors have increased channel widths, which channels include the channels formed on the sidewalls of the fins and the channels on the top surfaces of the fins. Since the drive currents of transistors are proportional to the channel widths, the drive currents of FinFETs are increased.

[0004] To maximize the channel width of a FinFET, the FinFET may include multiple fins, with the ends of the fins connected to a same source and a same drain. In conventional processes, the formation of a multi-fin FinFET include forming a plurality of fins parallel to each other, forming a gate stack on the plurality of fins, and interconnecting the ends of the plurality of fins to form a source region and a drain region. An epitaxy process may be performed to grow a semiconductor material so that the ends of the plurality of fins merge with each other to form block source and drain regions. Source and drain contact plugs are then formed to connect to the block source and drain regions. This method, however, suffers from gap filling problems. For example, the distance between the fins that belong to the same FinFET is typically very small. Accordingly, it is difficult to perform the gap-filling to fill a dielectric material into the space between the fins.

### SUMMARY

[0005] In accordance with one aspect, a device includes a plurality of intra-device insulation regions having a first height; and a plurality of semiconductor fins horizontally spaced apart from each other by the plurality of intra-device insulation regions. A portion of the plurality of semiconductor fins is disposed above the plurality of intra-device insulation regions. The device further includes a first inter-device insulation region and a second inter-device insulation region with the plurality of semiconductor fins disposed therebetween. The first and the second inter-device insulation regions have a second height greater than the first height.

[0006] Other embodiments are also disclosed.

### BRIEF DESCRIPTION OF THE DRAWINGS

[0007] For a more complete understanding of the embodiments, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:

[0008] FIG. 1A through 1C illustrate a perspective view and cross-sectional views of a fin field-effect transistor (FinFET) in accordance with an embodiment;

[0009] FIGS. 2 through 15 are cross-sectional views of intermediate stages in the manufacturing of semiconductor fins, intra-device shallow trench isolation (STI) regions, and inter-device STI regions; and

[0010] FIGS. 16 through 19 are cross-sectional views of intermediate stages in the manufacturing of semiconductor fins, intra-device STI regions, and inter-device STI regions in accordance with various other embodiments.

### DETAILED DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS

[0011] The making and using of the embodiments of the disclosure are discussed in detail below. It should be appreciated, however, that the embodiments provide many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative, and do not limit the scope of the disclosure.

[0012] A novel method for forming semiconductor fins, which may be used for forming fin field-effect transistors (FinFETs) and shallow trench isolation (STI) regions, is provided in accordance with various embodiments. The intermediate stages of manufacturing various embodiments are illustrated. Throughout the various views and illustrative embodiments, like reference numbers are used to designate like elements.

[0013] FIGS. 1A through 1C illustrate a perspective view and cross-sectional views of FinFET 10, which is a multi-fin FinFET comprises a plurality of fins 30 (not shown in FIG. 1A, please refer to FIG. 1B). FinFET 10 is formed on semiconductor substrate 20, wherein fins 30 may be formed from semiconductor substrate 20. Gate electrode 26 is formed on the plurality of fins. FinFET 10 further includes source/drain region 32, and gate spacers 28 (FIG. 1A). Insulation regions 24A, which may be STI regions, are shown in FIG. 1A, and are referred to as inter-device STI regions hereinafter.

[0014] FIG. 1B illustrates a cross-sectional view of FinFET 10 as shown in FIG. 1A, wherein the cross-sectional view is taken along a plane crossing line 1B-1B in FIG. 1A, which plane crosses gate electrode 26 and gate dielectric 27. As shown in FIG. 1B, gate electrode 26 and gate dielectric 27 are formed on the top surfaces and sidewalls of fins 30. Intra-device STI regions 24B are formed between fins 30, while inter-device STI regions 24A are formed to space FinFET 10 apart from other FinFETs (not shown). Height T1 of inter-device STI regions 24A is greater than height T2 of intra-device STI regions 24B. A ratio of height T1 to height T2 may be greater than 1.2, greater than about 1.5, greater than about 2.0, or even greater than about 4.0. Further, the top surfaces of inter-device STI regions 24A may be substantially leveled with the top surfaces of intra-device STI regions 24B, with the difference less than 10 percent of height T2, for example. On the other hand, bottom surfaces of intra-device STI regions 24B and bottom surfaces of inter-device STI regions 24A may have a vertical distance AD greater than about 10 nm, or even greater than about 550 nm. In an embodiment, inter-device STI regions 24A and intra-device STI regions 24B may be formed of silicon oxide or other known dielectric materials. It is observed that fins 30 and an underlying portion of semiconductor substrate 20 in combination have a crown shape,

and hence the respective active region (alternatively referred to OD) is referred to as a crown OD.

[0015] FIG. 1C illustrates a cross-sectional view of FinFET 10, wherein the cross-sectional view is taken along a plane crossing line 1C-1C in FIG. 1A, which plane crosses source/drain region 32. In an embodiment, fins 30 are removed from the plane as shown in FIG. 1C, and source/drain stressors, such as SiGe, SiC, III-V compound semiconductors, or the like, may be re-grown to form source/drain region 32. Similarly, intra-device STI regions 24B are also removed from the plane as shown in FIG. 1C, although they are formed in the plane before being removed. Accordingly, bulk source/drain region 32 is formed. With the formation of bulk source/drain region 32, the stress in the channel region of FinFET 10 is improved, resulting in an increase in the drive current.

[0016] FIGS. 2 through 15 illustrate cross-sectional views of intermediate stages in the manufacturing of FinFET 10. FIGS. 2 through 6 illustrate the formation of double-patterning patterns, wherein FIGS. 2 and 3 illustrate the formation (and the removal) of photo resist 58 using a first lithography mask of a double-patterning mask set, and FIGS. 4 through 6 illustrate the formation (and the removal) of second photo resist 66 using a second lithography mask of the same double-patterning mask set. Referring to FIG. 2, substrate 20 is provided. Substrate 20 may be formed of a commonly used semiconductor material such as silicon, silicon germanium, or the like. In an embodiment, pad oxide layer 42 is formed on substrate 20. Hard mask layer 44 (which may be a silicon nitride layer) is formed over pad oxide layer 42. Plasma enhanced (PE) oxide layer 46, which may be a silicon oxide layer formed using plasma enhanced chemical vapor deposition (PECVD), is formed over hard mask layer 44. Ashing removable dielectric (ARD) 48, which may be formed of hydrocarbon, for example, is formed over PE oxide layer 46. In addition, PE oxide layer 50, silicon oxynitride layer 52, bottom layer 54, and middle layer 56 may be formed sequentially. Bottom layer 54 and middle layer 56 may be formed of carbon-doped polyimide, for example. Photo resist 58 is applied and patterned using lithography mask 60, which is a first lithography mask of a double-patterning mask set.

[0017] Next, as shown in FIG. 3, middle layer 56, bottom layer 54, and silicon oxynitride layer 52 are patterned, followed by the removal of photo resist 58 and layers 56 and 54. In FIG. 4, bottom layer 62 and middle layer 64 are formed, wherein bottom layer 62 and middle layer 64 may be formed of essentially the same materials as that of layers 54 and 56, respectively. Photo resist 66 is applied and patterned using lithography mask 68. Lithography masks 60 (FIG. 2) and 68 are masks of the same double-patterning mask set. After the patterning of bottom layer 62 and middle layer 64, photo resist 66 is removed, followed by the removal of middle layer 64, as shown in FIG. 5. By using the double-patterning technology, the pitch of the resulting fins 30 as shown in FIG. 1B may be reduced.

[0018] In FIG. 6, the patterns defined in the preceding process steps are transferred into ARD 48, PE oxide layer 46, and hard mask layer 44. The overlying layers 50, 52, and 62 are then removed. The remaining portions of ARD 48 are then removed, and the resulting structure is shown in FIG. 7. Openings 70 extend into hard mask layer 44 for depth D1. Accordingly, hard mask layer 44 includes first portions having first height H1, and second portions having second height

H2. Depth D1 may be adjusted to adjust the ratio of height T2 to height T1 (please refer to FIG. 1B), as will be discussed in detail.

[0019] Next, as shown in FIG. 8, bottom layer 72 and middle layer 74 are formed, followed by the formation and the patterning of photo resist 76. Middle layer 74 and bottom layer 72 are then patterned, followed by the removal of middle layer 74, and the resulting structure is shown in FIG. 9. Bottom layer 72 is then used as a mask to etch exposed portions of hard mask layer 44 and pad oxide layer 42, while the portion of hard mask layer 44 covered by bottom layer 72 is protected. FIG. 10 illustrates the structure after the removal of bottom layer 72.

[0020] FIG. 11 illustrates the etching of substrate 20, for example, using an anisotropic etching method such as a dry etch. Inter-device STI openings 80A and intra-device STI openings 80B are hence formed. In the etching process, the first portions of substrate 20 not covered by hard mask layer 44 are etched more to depth D2 to form inter-device STI openings 80A. The second portions of substrate 20 covered by hard mask layer 44 and PE oxide layer 46 are not etched. The third portions of substrate 20 that are not covered by PE oxide layer 46, but are covered by hard mask layer 44 are also etched to form intra-device STI openings 80B, which have depth D3 smaller than depth D2. The crown OD 81 is thus formed. In an exemplary embodiment, depth D2 is greater than about 20 nm, and may be between about 20 nm and about 700 nm, while depth D3 is smaller than about 10 nm, and may be between about 10 nm and about 150 nm.

[0021] FIG. 12 illustrates the filling of a dielectric material, for example, an oxide, to form inter-device STI regions 24A and intra-device STI regions 24B. Next, hard mask layer 44 and possibly pad oxide layer 42 are removed, and STI regions 24A and 24B are etched back, so that remaining portions of substrate 20 that are above the top surfaces of STI regions 24A and 24B form fins 30. The resulting structure is shown in FIG. 13. It is observed that two of fins 30, which are marked as fins 30A, have sidewalls 30' vertically aligned to sidewalls 24A' of inter-device STI regions 24A, and sidewalls 30'' vertically aligned to sidewalls 24B' of intra-device STI regions 24B. The structure shown in FIG. 13 corresponds to the structure shown in FIG. 1B, except gate dielectric 27 and gate electrode 26 have not been formed yet. In subsequent process steps, gate dielectric 27 and gate electrode 26 are formed, and the structure as shown in FIG. 1B is formed.

[0022] FIGS. 14 and 15 illustrate the formation of source/drain regions 32. The cross-sectional views shown in FIGS. 14 and 15 are obtained in the plane crossing line 1C-1C in FIG. 1A. Referring to FIG. 14, fins 30 and intra-device STI regions 24B are etched. It is noted that in this etching step, only portions of fins 30 that are not protected by gate electrode 26 and gate dielectric 27 (FIG. 1B) are etched, while portions of fins 30 directly under gate electrode 26 and gate dielectric 27 are not etched. Next, source/drain stressor region 32 is epitaxially grown from surface 10a of semiconductor substrate 20. In an exemplary embodiment, source/drain region 32 is formed of SiGe (for a p-type FinFET) or SiC (for an n-type FinFET). It is observed that since portions of intra-device STI regions 24B are removed in the step shown in FIG. 14, intra-device STI regions 24B do not extend into, or extend directly under, source/drain stressor region 32.

[0023] FIGS. 16 through 19 illustrate cross-sectional views of intermediate stages in the manufacturing of fins and STI regions in accordance with another embodiment. Unless

specified otherwise, the materials and formation methods of the components in this embodiment are essentially the same as the like components, which are denoted by like reference numerals in the embodiment shown in FIGS. 2 through 15. The initial steps of this embodiment are essentially the same as shown in FIGS. 2 through 7, except pad oxide layer 42 may be partially patterned to a depth between the top surface and the bottom surface of pad oxide layer 42. Next, as shown in FIG. 16, bottom layer 72, middle layer 74, and photo resist 76 are formed, followed by the patterning of middle layer 74 and photo resist 76. In FIG. 17, portions of layers 44, 46, and 72 that are not protected by photo resist 76 are etched. Hence, opening 70 extends to the top surface of substrate 20. In FIG. 18, bottom layer 72, middle layer 74, and photo resist 76 are removed.

[0024] In FIG. 19, the remaining portions of pad oxide layer 42, hard mask layer 44, and PE oxide layer 46 are used as masks to form inter-device STI opening 80A and intra-device STI openings 80B, which have different depths D2 and D3. In subsequent steps (not shown), inter-device STI opening 80A is filled to form inter-device STI region 24A, and intra-device openings 80B are filled to form intra-device STI regions 24B. The subsequent process steps may be essentially the same as shown in FIGS. 12 through 15, and hence are not repeated herein.

[0025] In the embodiments, intra-device STI openings 80B have small depths. The gap-filling of intra-device openings 80B (refer to FIGS. 11 and 19) is thus easier, and voids are unlikely to occur in the resulting intra-devices STI regions 24B (FIG. 1B). Further, with the small depths T2 of intra-device STI regions 24B (FIG. 13), intra-device STI regions 24B may be easily removed before source/drain stressors are epitaxially grown. Accordingly, a bulk source/drain stressor having the size expanding across multiple fins may be formed, which means a greater stress may be applied to the channel region of the respective FinFET, and the device current of the FinFET may be improved.

[0026] Although the embodiments and their advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the embodiments as defined by the appended claims. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, and composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the disclosure. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps. In addition, each claim constitutes a separate embodiment, and the combination of various claims and embodiments are within the scope of the disclosure.

What is claimed is:

1. A device comprising:

- a plurality of intra-device insulation regions having a first height;
- a plurality of semiconductor fins horizontally spaced apart from each other by the plurality of intra-device insula-

tion regions, wherein a portion of the plurality of semiconductor fins is disposed above the plurality of intra-device insulation regions; and

- a first inter-device insulation region and a second inter-device insulation region with the plurality of semiconductor fins disposed therebetween, wherein the first and the second inter-device insulation regions have a second height greater than the first height.
2. The device of claim 1, wherein a ratio of the second height to the first height is greater than about 1.2.
3. The device of claim 2, wherein the ratio is greater than about 2.0.
4. The device of claim 1, wherein one of the plurality of semiconductor fins comprises a first sidewall vertically aligned to a sidewall of one of the plurality of intra-device insulation regions, and a second sidewall vertically aligned to a sidewall of the first inter-device insulation region.
5. The device of claim 1 further comprising a semiconductor substrate comprising a portion directly under and contacting the plurality of semiconductor fins and the plurality of intra-device insulation regions, wherein the portion of the semiconductor substrate is formed of a same material as the plurality of semiconductor fins.
6. The device of claim 5, wherein the portion of the semiconductor substrate is level with, and horizontally between, the first and the second inter-device insulation regions.
7. The device of claim 1, wherein top surfaces of the plurality of intra-device insulation regions are substantially level with top surfaces of the first and the second inter-device insulation regions, and wherein bottom surfaces of the plurality of intra-device insulation regions are higher than bottom surfaces of the first and the second inter-device insulation regions.
8. The device of claim 1 further comprising:
- a gate dielectric on top surfaces and sidewalls of the plurality of semiconductor fins; and
  - a gate electrode directly over the plurality of semiconductor fins and contacting the gate dielectric.
9. The device of claim 8 further comprising a semiconductor stressor adjacent the semiconductor fins and formed of a different material from the plurality of semiconductor fins, wherein the plurality of intra-device insulation regions comprises portions directly underlying the gate electrode, and wherein the plurality of intra-device insulation regions does not extend into, or extend directly under, the semiconductor stressor.
10. A device comprising:
- a plurality of intra-device insulation regions having a first height;
  - a plurality of semiconductor fins disposed above top surfaces of, and horizontally spaced apart from each other by, the plurality of intra-device insulation regions; and
  - a first inter-device insulation region and a second inter-device insulation region with the plurality of semiconductor fins disposed therebetween, wherein first bottom surfaces of the intra-device insulation regions are higher than second bottom surfaces of the first and the second inter-device insulation regions.
11. The device of claim 10, wherein a vertical distance between the first bottom surfaces and the second bottom surfaces is greater than about 10 nm.
12. The device of claim 10, wherein the plurality of semiconductor fins comprises a fin having a first sidewall vertically aligned to a sidewall of one of the plurality of intra-

device insulation regions, and a second sidewall vertically aligned to a sidewall of the first inter-device insulation region.

13. The device of claim 10, wherein the first and the second inter-device insulation regions have a second height greater than the first height, and wherein the top surfaces of the plurality of intra-device insulation regions are substantially level with top surfaces of the first and the second inter-device insulation regions.

14. The device of claim 10 further comprising:  
a gate dielectric on top surfaces and sidewalls of the plurality of semiconductor fins; and  
a gate electrode directly over the plurality of semiconductor fins and contacting the gate dielectric; and  
a semiconductor stressor adjacent the plurality of semiconductor fins and formed of a different material from the plurality of semiconductor fins, wherein the plurality of intra-device insulation regions comprises portions directly underlying the gate electrode, and wherein the plurality of intra-device insulation regions does not extend into, or extend directly under, the semiconductor stressor.

15. A device comprising:  
a plurality of intra-device shallow trench isolation (STI) regions having a first height; and  
a fin field-effect transistor (FinFET) comprising:  
a crown active region comprising:  
a plurality of semiconductor fins disposed above top surfaces of, and horizontally spaced apart from each other by, the plurality of intra-device STI regions; and  
a continuous semiconductor region directly underlying, and contacting, the a plurality of semiconductor fins and the plurality of intra-device STI regions, wherein the plurality of semiconductor fins and the continuous semiconductor region are formed of a same semiconductor material;  
a gate dielectric on top surfaces and sidewalls of the plurality of semiconductor fins;  
a gate electrode over the gate dielectric; and  
a source/drain region on a side of the gate electrode, wherein the plurality of intra-device STI regions comprises portions directly underlying the gate electrode, and wherein the plurality of intra-device STI regions does not extend into, or extend directly under, the source/drain region.

16. The device of claim 15 further comprising a first inter-device STI region and a second inter-device STI region, wherein the plurality of intra-device STI regions, the plurality of semiconductor fins, and the continuous semiconductor region are horizontally between, and substantially level with, the first and the second inter-device STI regions.

17. The device of claim 16, wherein the top surfaces of the plurality of intra-device STI regions are substantially level with top surfaces of the first and the second inter-device STI regions, and wherein bottom surfaces of the plurality of intra-device STI regions are higher than bottom surfaces of the first and the second inter-device STI regions.

18. The device of claim 16, wherein a first height of the plurality of intra-device STI regions is smaller than a second height of the first and the second inter-device STI regions.

19. A method of forming a multi-digit FinFET device, the method comprising:

providing a semiconductor substrate;  
etching the semiconductor substrate to simultaneously form a plurality of intra-device openings and a first and a second inter-device opening in the semiconductor substrate, wherein a first depth of the plurality of intra-device openings is smaller than a second depth of the first and the second inter-device openings;

filling the plurality of intra-device openings to form a plurality of intra-device insulation regions, and filling the first and the second inter-device openings to form a first and a second inter-device insulation region, respectively, wherein the step of filling the plurality of intra-device openings and the step of filling the first and the second inter-device openings are performed simultaneously, and wherein the plurality of intra-device insulation regions are between the first and the second inter-device insulation regions;

etching back the plurality of intra-device insulation regions and the first and the second inter-device insulation regions, wherein remaining portions of the semiconductor substrate above top surfaces of the plurality of intra-device insulation regions form a plurality of semiconductor fins;

forming a gate dielectric on top surfaces and sidewalls of the plurality of semiconductor fins; and

forming a gate electrode on the gate dielectric, wherein a middle portion of each of the plurality of semiconductor fins is covered by the gate dielectric and the gate electrode.

20. The method of claim 19 further comprising forming a mask over the semiconductor substrate, wherein the mask comprises first portions having a first height, and second portions having a second height greater than the first height, wherein after the step of etching the semiconductor substrate, first portions of the semiconductor substrate directly underlying the first portions of the mask are etched to form the first and the second inter-device openings, and second portions of the semiconductor substrate directly underlying the second portions of the mask are etched to form the plurality of intra-device openings.

\* \* \* \* \*