

✕

1 results



Filter By

Filter

Sort by Relevancy ▾



Access to additional search results may be restricted. Please [sign in](#) or [register](#) to view.

There are no filters available for this query. Try using different keywords.



PCI Express* Architecture

<https://www.intel.com/content/www/us/en/io/pci-express...>

Specification V4.3: Defines PHY Interface functions for PCI Express*, SATA, and USB architecture compliance and MAC and link layer interfaces.

Related Searches

[serial bus driver](#) [universal serial bus usb controller driver](#)

Company Overview

Contact Intel

Newsroom

Investors

Careers

Corporate Responsibility

Inclusion

Public Policy



Feedback

OK

[Terms of Use](#)

[*Trademarks](#)



[Cookies](#)

[Privacy](#)

[Supply Chain Transparency](#)

[Site Map](#)

[Recycling](#)


[Your Privacy Choices](#)  

[Notice at Collection](#)

Intel technologies may require enabled hardware, software or service activation. // No product or component can be absolutely secure. // Your costs and results may vary. // Performance varies by use, configuration, and other factors. Learn more at [intel.com/performanceindex](https://www.intel.com/performanceindex). // See our complete legal [Notices and Disclaimers](#). // Intel is committed to respecting human rights and avoiding causing or contributing to adverse impacts on human rights. See Intel's [Global Human Rights Principles](#). Intel's products and software are intended only to be used in applications that do not cause or contribute to adverse impacts on human rights.




 Retime & PCI express x

24847 results 

Filter By

Filter

Sort by Relevancy 



Category 

Product Information (4,202)

Support (1,525)

Drivers & Software (40)

Documentation & Resources (4,334)

Partners (14)

Communities (14,427)

Newsroom (38)


Access to additional search results may be restricted. Please [sign in](#) or [register](#) to view.



PCI Express* Architecture

<https://www.intel.com/content/www/us/en/io/pci-expre...>

Specification V4.3: Defines PHY Interface functions for PCI Express*, SATA, and USB architecture compliance and MAC and link layer interfaces.



Partner

Renesas PCIe Retimer

Source: Intel® Partner Showcase

Partner Type: [Manufacturer](#)

Member Partner

4-Port PCIe Gen3 x16 Retimer AIC AXXP3RTX16040

[Product Specifications](#) / [Add-in Cards](#) / [4-Port PCIe Gen3 x16 Retimer AIC ...](#)

4-Port PCIe Gen3 x16 Retimer AIC AXXP3RTX16040 quick reference with specifications, features, and technologies.

1U Riser3 Retimer Kit supporting 2x PCIe* SSD drives AIU2PXR3HDAIC

[Product Specifications](#) / [Add-in Cards](#) / [1U Riser3 Retimer Kit supporting 2...](#)

1U Riser3 Retimer Kit supporting 2x PCIe* SSD drives AIU2PXR3HDAIC (for Intel® Server System R1000WT family) quick reference with specifications, features, and technologies.

PCIe* Switch and **Retimer** for Intel® Server Board S2600WF and S2600ST
<https://www.intel.com/content/www/us/en/support/articles/000057106/server-produ>
Explains and compares PCIe* Switch and Retimer add-in card.

PCI Express* 4.0 Retimer Supplemental Features and Standard BGA Footprint

Last Updated: 07/24/2024

File: PDF (1.06 MB)

Content Type: Functional Specifications

Content ID: 828369

Version: 005

PCI Express* (PCIe*) 4.0 Reimer Supplemental Features and Standard BGA Footprint Specification. This document replaces 336467.

PCI Express* 6.X Retimer Supplemental Features and Standard BGA Footprint

Last Updated: 02/20/2025

File: 7Z (3.10 MB)

Content Type: Functional Specifications

Content ID: 763884

Version: 1.01

PCI Express* (PCIe*) 6.X Reimer Supplemental Features and Standard BGA Footprint Specification (V 1.0). The current release includes an errata update.

4-Port **PCIe** Gen3 x16 **Retimer** AIC AXXP3RTX16040, PCN 119007-00, Product Design, Firmware Update

Last Updated: 04/04/2022

File: PDF (16.01 KB)

Content Type: Product Change Notifications (PCN)

Content ID: 811821

Version: 00

Server Boards and Platforms, Server Chassis, Product Design, Intel anticipates no impact to customers, see PCN detail for further information.

PHY Interface for the **PCI Express* (PCIe*)**, SATA, USB 3.2, DisplayPort*, and USB4 Architecture

Content Type: Technical Specifications

Content ID: 643108

Version: 7

PHY Interface for the PCI Express* (PCIe*), SATA, USB1, DisplayPort*, and USB4 Architectures (PIPE) specification that defines the PHY interface to the MAC.

4-Port **PCIe** Gen3 x16 **Retimer** AIC AXXP3RTX16040 - 60022 - MDDS

Last Updated: 07/30/2020

File: PDF (518.83 KB)

Content Type: Material Declaration Data Sheets (MDDS)

Content ID: 706903

Version: 1

Material Declaration Data Sheet for the following MM#(s): 958240

People also ask

PCIe Switch and Retimer for Intel Server Board S2600WF and S2600ST F

< 1 of 100 >

Related Searches

[pci express](#) [phy interface for pci express](#)

[intel r 100 series c230 series chipset family pci express root port](#) [pci expr](#)

[pci express base specification](#)

Company Overview

Feedback

Newsroom

Investors

Careers

Corporate Responsibility

Inclusion

Public Policy



© Intel Corporation

[Terms of Use](#)

*Trademarks



[Cookies](#)

[Privacy](#)

[Supply Chain Transparency](#)

[Site Map](#)

[Recycling](#)

[Your Privacy Choices](#)  

[Notice at Collection](#)

Intel technologies may require enabled hardware, software or service activation. // No product or component can be absolutely secure. // Your costs and results may vary. // Performance varies by use, configuration, and other factors. Learn more at [intel.com/performanceindex](https://www.intel.com/performanceindex). // See our complete legal [Notices and Disclaimers](#). // Intel is committed to respecting human rights and avoiding causing or contributing to adverse impacts on human rights. See Intel's [Global Human Rights Principles](#). Intel's products and software are intended only to be used in applications that do not cause or contribute to adverse impacts on human rights.



×24847 results 

Filter By

Sort by Relevancy Category [Product Information \(4,202\)](#)[Support \(1,525\)](#)[Drivers & Software \(40\)](#)[Documentation & Resources \(4,334\)](#)[Partners \(14\)](#)[Communities \(14,427\)](#)[Newsroom \(38\)](#)

Access to additional search results may be restricted. Please [sign in](#) or [register](#) to view.

PCI Express* 6.X Retimer Supplemental Features and Standard BGA Footprint[Download](#)**Last Updated:** 02/20/2025**File:** 7Z (3.10 MB)**Content Type:** Functional Specifications**Content ID:** 763884**Version:** 1.01

PCI Express* (PCIe*) 6.X Reimer Supplemental Features and Standard BGA Footprint Specification (V 1.0). The current release includes an errata update.

PCIe* 5.0 Retimer Supplemental Features and Standard BGA Footprint[Download](#)**Last Updated:** 04/18/2022**File:** ZIP (1.29 MB)**Content Type:** PCB Footprints**Content ID:** 619169**Version:** 1.0


PCIe* 5.0 Retimer Supplemental Features and Standard BGA Footprint

4-Port PCIe Gen3 x16 Retimer AIC AXXP3RTX16040

Product Specifications / Add-in Cards / 4-Port PCIe Gen3 x16 Retimer AIC ...

4-Port PCIe Gen3 x16 Retimer AIC AXXP3RTX16040 quick reference with specifications, features, and technologies.

Product Specifications / Add-in Cards / 1U Riser3 Retimer Kit supporting 2x PCIe* SSD
1U Riser3 Retimer Kit supporting 2x PCIe* SSD drives A1U2PXR3HDAIC (for
System R1000WT family) quick reference with specifications, features, and 1



Partner

Renesas PCIe Retimer

Source: Intel® Partner Showcase

Partner Type: [Manufacturer](#)

Member Partner



PCI Express* Architecture

<https://www.intel.com/content/www/us/en/io/pci-express/pci-expr>

Specification V4.3: Defines PHY Interface functions for PCI E
and USB architecture compliance and MAC and link layer int

PCIe* Switch and Retimer for Intel® Server Board S2600WF and S2600ST

<https://www.intel.com/content/www/us/en/support/articles/000057106/server-produ>

Explains and compares PCIe* Switch and Retimer add-in card.

PCI Express* 4.0 Retimer Supplemental Features and Standard BGA Footprint

Last Updated: 07/24/2024

File: PDF (1.06 MB)

Content Type: Functional Specifications

Content ID: 828369

Version: 005

PCI Express* (PCIe*) 4.0 Reimer Supplemental Features and Standard BGA Footprint Specification. This document replaces 336467.

4-Port PCIe Gen3 x16 Retimer AIC AXXP3RTX16040, PCN 119007-00, Product Design, Firmware Update

Last Updated: 04/04/2022

File: PDF (16.01 KB)

Version: 00

Server Boards and Platforms, Server Chassis, Product Design, Intel anticipates no impact to customers, see PCN detail for further information.

4-Port **PCIe** Gen3 x16 **Retimer** AIC AXXP3RTX16040 - 60022 - MDDS

Last Updated: 07/30/2020

File: PDF (518.83 KB)

Content Type: Material Declaration Data Sheets (MDDS)

Content ID: 706903

Version: 1

Material Declaration Data Sheet for the following MM#(s): 958240

People also ask

PCIe Switch and Retimer for Intel Server Board S2600WF and S2600ST F

< 1 of 100 >

Related Searches

[retimer pcie](#) [pcie retimer](#) [retimer](#) [hayden bridge retimer](#) [thunderbolt](#)

[Company Overview](#)

[Contact Intel](#)

[Newsroom](#)

[Investors](#)

[Careers](#)

[Feedback](#)

Inclusion

Public Policy



© Intel Corporation

[Terms of Use](#)

[*Trademarks](#)


[Cookies](#)

[Privacy](#)

[Supply Chain Transparency](#)

[Site Map](#)

[Recycling](#)


[Your Privacy Choices](#) 

[Notice at Collection](#)

Intel technologies may require enabled hardware, software or service activation. // No product or component can be absolutely secure. // Your costs and results may vary. // Performance varies by use, configuration, and other factors. Learn more at [intel.com/performanceindex](https://www.intel.com/performanceindex). // See our complete legal [Notices and Disclaimers](#). // Intel is committed to respecting human rights and avoiding causing or contributing to adverse impacts on human rights. See Intel's [Global Human Rights Principles](#). Intel's products and software are intended only to be used in applications that do not cause or contribute to adverse impacts on human rights.



 Repeater & PCIe x

33041 results 

Filter By



Category 

Product Information (4,198)

Support (1,633)

Drivers & Software (43)

Documentation & Resources (5,785)

Partners (23)

Communities (20,993)

Newsroom (45)

Filter

Sort by Relevancy 

Access to additional search results may be restricted. Please [sign in](#) or [register](#) to view.



PCI Express* Architecture

<https://www.intel.com/content/www/us/en/io/pci-expre...>

Specification V4.3: Defines PHY Interface functions for PCI Express*, SATA, and USB architecture compliance and MAC and link layer interfaces.

Arria® V Avalon® Memory-Mapped (Avalon-MM) Interface for **PCI Express*** Solutions: User Guide

Download

Last Updated: 10/24/2024

File: URL (1.24 MB)

Content Type: Development User Guides

Content ID: 683773

Version: 15.1

This User Guide contains a description of the Memory-Mapped Hard IP for PCI Express* in Arria® V devices. This IP supports the Endpoint and Root Port configurations, and operates at Gen1, Gen2, and Gen3 speeds.

[Show sub-topics](#)

Cyclone® V Avalon® Memory-Mapped (Avalon-MM) Interface for **PCI Express*** Solutions User Guide

Download

[More Versions](#)

Last Updated: 10/23/2024

File: URL (1.23 MB)

Content Type: Development User Guides

Content ID: 683494

This User Guide contains a description of the Avalon® Memory-Mapped Hard IP for PCI Express in Cyclone® V devices. This IP supports the Endpoint and Root Port configurations, and operates at PCI Express* Gen1, Gen2, and Gen3 speeds.

✓ [Show sub-topics](#)

[Arria® 10 and Cyclone® 10 GX Avalon® Memory-Mapped \(Avalon-MM\) Interface for **PCI Express*** User Guide](#)

Last Updated: 09/09/2024

File: URL (1.96 MB)

Content Type: Development User Guides

Content ID: 683724

Version: 18.0

This document describes the functionality of the Arria® 10 and Cyclone® 10 GX Hard IP for PCI Express* Endpoint and Root Port, in Gen1, Gen2, and Gen3.

✓ [Show sub-topics](#)

[F-Tile Avalon® Streaming Intel® FPGA IP for **PCI Express*** User Guide](#)

Last Updated: 04/06/2025

File: URL (3.91 MB)

Content Type: Development User Guides

Content ID: 683140

Version: 25.1

The F-Tile Hard IP for PCI Express* supports Gen4 in Endpoint, Root Port and TLP Bypass Modes. The F-Tile Hard IP supports Avalon® Streaming user interfaces. F-Tile serves as a companion tile for devices.

✓ [Show sub-topics](#)

[Interface Protocols - **PCI Express**](#)

<https://www.intel.com/content/www/us/en/ark/products/series/237646/interface-prot>

Interface Protocols - PCI Express product listing with links to detailed product specifications.

[1U **PCIe** Riser](#)

Product Specifications / Spare Riser Card Options / 1U PCIe Riser

1U PCIe Riser (x16 PCIe slot) M20NTP1URISER1 quick reference with specifications and technologies

[2U PCIe Riser](#)

[Product Specifications](#) / [Spare Riser Card Options](#) / [2U PCIe Riser](#)

[2U PCIe Riser \(Two x16 PCIe slots, M.2 Connector and U.2 Connector\) TNP](#) reference with specifications, features, and technologies.

[1U PCIe Riser](#)

[Product Specifications](#) / [Spare Riser Card Options](#) / [1U PCIe Riser](#)

[1U PCIe Riser \(x16 PCIe slot\) M20NTP1URISER2](#) quick reference with specifications and technologies.

[Intel® H77 Express Chipset](#)

[Product Specifications](#) / [Intel® 7 Series Chipsets](#) / [Intel® H77 Express Chipset](#)

[Intel® H77 Express Chipset](#) quick reference with specifications, features, and technologies.

< 1 of 100 >

Related Searches

[pcie](#) [realtek pcie card reader](#) [realtek pcie gbe family controller](#)

[realtek pcie gbe family controller driver](#) [realtek rtl8852be wifi 6 802.11ax p](#)

[Company Overview](#)

[Contact Intel](#)

[Newsroom](#)

[Investors](#)

[Careers](#)

[Corporate Responsibility](#)

[Inclusion](#)

[Feedback](#)



© Intel Corporation

[Terms of Use](#)

[*Trademarks](#)


[Cookies](#)

[Privacy](#)

[Supply Chain Transparency](#)

[Site Map](#)

[Recycling](#)

[Your Privacy Choices](#) 

[Notice at Collection](#)

Intel technologies may require enabled hardware, software or service activation. // No product or component can be absolutely secure. // Your costs and results may vary. // Performance varies by use, configuration, and other factors. Learn more at intel.com/performanceindex. // See our complete legal [Notices and Disclaimers](#). // Intel is committed to respecting human rights and avoiding causing or contributing to adverse impacts on human rights. See Intel's [Global Human Rights Principles](#). Intel's products and software are intended only to be used in applications that do not cause or contribute to adverse impacts on human rights.



✕

173 results



Filter By

Filter

Sort by Relevancy ▾



Category ^

[Documentation & Resources \(164\)](#)

[Communities \(8\)](#)

Access to additional search results may be restricted. Please [sign in](#) or [register](#) to view.



PCI Express* Architecture

<https://www.intel.com/content/www/us/en/io/pci-express...>

Specification V4.3: Defines PHY Interface functions for PCI Express*, SATA, and USB architecture compliance and MAC and link layer interfaces.

[Intel® Advanced Link Analyzer: User Guide](#)

Last Updated: 03/31/2024

File: URL (20.24 MB)

Content Type: Development User Guides

Content ID: 683448

Version: 24.1

[Download](#)

[More Versions](#)

Intel® Advanced Link Analyzer is a high-speed transceiver link simulator. When you design high-speed, multi-gigabit transceiver links, you must ensure the end-to-end performance from transmitter (TX) to receiver (RX) and all interconnects in between.

[Show sub-topics](#)

[PCI Express* 4.0 Retimer Supplemental Features and Standard BGA Footprint](#)

Last Updated: 07/24/2024

File: PDF (1.06 MB)

Content Type: Functional Specifications

Content ID: 828369

Version: 005

PCI Express* (PCIe*) 4.0 Reimer Supplemental Features and Standard BGA Footprint Specification. This document replaces 336467.

[AN 745: Design Guidelines for DisplayPort Intel® FPGA IP Interface](#)

Last Updated: 04/12/2020

File: URL (185.32 KB)

Content Type: Application Notes

Content ID: 683623

Version: current

The design guidelines help you implement the DisplayPort Intel® FPGA IP using Intel FPGA devices.

[✓ Show sub-topics](#)

[Hyperflex® Architecture High-Performance Design Handbook](#)

Last Updated: 12/05/2024

File: URL (7.01 MB)

Content Type: Development User Guides

Content ID: 683353

Version: 24.3

This document describes design techniques to achieve maximum performance with Hyperflex® architecture FPGAs. This architecture supports new Hyper-Retiming, Hyper-Pipelining, and Hyper-Optimization design techniques that enable the highest clock frequ ... [See more](#)

[✓ Show sub-topics](#)

[Intel® Quartus® Prime Pro Edition User Guides - Combined PDF](#)

Last Updated: 01/01/2023

File: URL (0.00 B)

Content Type: Development User Guides

Content ID: 766016

Auto-generated PDF that combines the current Intel® Quartus® Prime Pro E...
Guides into a single PDF with the generation date stamp. Large file approx. 10
pages.

[13th Generation Intel® Core™ Processors Datasheet Volume 2 of 2](#)

Last Updated: 02/07/2023

File: URL (0.00 B)

Content Type: Datasheets

Content ID: 764981

Version: 1.1

Datasheet Volume 2 describes register information.

[✓ Show sub-topics](#)

[12th Generation Intel® Core™ Processors Datasheet Volume 2 of 2](#)

Last Updated: 03/03/2023

File: URL (0.00 B)

Content Type: Datasheets

Content ID: 767625

Version: 1.1

Datasheet Volume 2 describes register information.

[✓ Show sub-topics](#)

[Intel® Core™ Ultra Processors for H-series and U-series Platforms IOE-P I/O](#)

Last Updated: 12/14/2023

File: URL (0.00 B)

Content Type: Datasheets

Content ID: 795262

Version: 001

Intel® Core™ Ultra Processors for H-series and U-series Platforms IOE-P I/O

[✓ Show sub-topics](#)

[2020-2021 11th Generation Intel Xeon®, Core™, Celeron®, Pentium® Gold Processors based on the "Tiger Lake" Platform Programmer's Reference Manual - Command Reference Registers Part 1](#)

Last Updated: 12/01/2021

Content ID: /03046

Version: 1.0

For the 2020-2021 11th Generation Intel Xeon®, Core™, Celeron®, Pentium® Gold Processors based on the "Tiger Lake" Platform

< 1 of 18 >

Related Searches

[retimer](#) [hayden bridge retimer](#) [pcie retimer](#) [thunderbolt retimer](#)

Company Overview

Contact Intel

Newsroom

Investors

Careers

Corporate Responsibility

Inclusion

Public Policy



© Intel Corporation

[Terms of Use](#)

[*Trademarks](#)

[Cookies](#)

[Privacy](#)

[Supply Chain Transparency](#)

[Site Map](#)

[Recycling](#)

[Your Privacy Choices](#)

[Feedback](#)

Intel technologies may require enabled hardware, software or service activation. // No product or component can be absolutely secure. // Your costs and results may vary. // Performance varies by use, configuration, and other factors. Learn more at [intel.com/performanceindex](https://www.intel.com/performanceindex). // See our complete legal [Notices and Disclaimers](#). // Intel is committed to respecting human rights and avoiding causing or contributing to adverse impacts on human rights. See Intel's [Global Human Rights Principles](#). Intel's products and software are intended only to be used in applications that do not cause or contribute to adverse impacts on human rights.

