

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

BEFORE THE PATENT TRIAL AND APPEAL BOARD

Taiwan Semiconductor Manufacturing Company Ltd.,

Petitioner,

v.

Advanced Integrated Circuit Process LLC,

Patent Owner.

IPR2025-01211

U.S. Patent No. 7,439,623

**PETITIONER'S UPDATED EXHIBIT
LIST**

UPDATED EXHIBIT LIST

Exhibit No.	Description	Filed	Served
1001	U.S. Patent No. 7,439,623	X	X
1002	File History of U.S. Patent No. 7,439,623 (“623 File History”)	X	X
1003	Declaration of Dr. Reinhold Dauskardt	X	X
1004	U.S. Patent Publication No. 2003/0116852 to Watanabe et al. (“Watanabe”)	X	X
1005	U.S. Patent Publication No. 2004/0113238 to Hasunuma et al. (“Hasunuma”)	X	X
1006	Reserved		
1007	U.S. Patent No. 6,717,267 to Kunikiyo (“Kunikiyo”)	X	X
1008	U.S. Patent No. 5,250,465 to Iizuka et al. (“Iizuka”)	X	X
1009	U.S. Patent Publication No. 2004/0173905 to Kamoshima et al. (“Kamoshima”)	X	X
1010	JP2002299437 (“Fukazawa”) and Certified Translation of Fukazawa with Certification of Translation	X	X
1011	U.S. Patent No. 7,042,099 to Kurashima (“Kurashima”)	X	X
1012	P. Andricacos, “Copper On-Chip Interconnections,” <i>Interface, The Electrochemical Society</i> , pp. 32-37, 1999	X	X

Exhibit No.	Description	Filed	Served
1013	U.S. Patent No. 5,885,857 to Yamaha et al. ("Yamaha")	X	X
1014	U.S. Patent Publication No. 2003/0005399 to Igarashi ("Igarashi")	X	X
1015	U.S. Patent No. 6,717,268 to Hau-Riege ("Hau-Riege")	X	X
1016	U.S. Patent No. 6,468,894 to Yang ("Yang")	X	X
1017	U.S. Patent No. 6,022,808 to Nogami ("Nogami")	X	X
1018	AICP'S P.R. 3-1 Disclosure of Asserted Claims and Infringement Contentions and P.R. 3-2 Document Production Against TSMC (cover document only)	X	X
1019	Kaanta et al., "Dual Damascene: A ULSI Wiring Technology," <i>VMIC Conference</i> , IEEE, Jun. 11-12, 1991, pp. 144-152	X	X
1020	U.S. Patent No. 5,032,890 to Ushiku ("Ushiku")	X	X
1021	Reserved		
1022	Reserved		
1023	Reserved		
1024	U.S. Patent No. 6,156,660 to Liu et al. ("Liu")	X	X
1025	U.S. Patent No. 5,798,298 to Yang ("Yang 2")	X	X

Exhibit No.	Description	Filed	Served
1026	T. I. Bao et al., "90 nm Generation Cu/CVD Low-k ($k < 2.5$) Interconnect Technology," <i>Digest. International Electron Devices Meeting</i> , San Francisco, CA, USA, 2002, pp. 583-586	X	X
1027	A. Loke, "Process Integration Issues of Low-Permittivity Dielectrics With Copper for High-Performance Interconnects, Dissertation," Stanford University (1999)	X	X
1028	K.N. Tu, "Recent advances on electromigration in very-large- scale-integration of interconnects," <i>Applied Physics Review – Focused Review, Journal of Applied Physics</i> , Vol. 94, No. 9, pp. 5451-5473 (November 1, 2003)	X	X
1029	T. C. Huang, et al., "Numerical Modeling and Characterization of the Stress Migration Behaviour Upon Various 90 nanometer Cu/Low k Interconnects," <i>Proceedings of the IEEE 2003 International Interconnect Technology Conference (Cat. No.03TH8695)</i> , Burlingame, CA, USA, 2003 (added to IEEE Xplore 8-11-2003), pp. 207-209	X	X
1030	JPH10214893 to Fujii ("Fujii") and Certified Translation of Fujii with Certification of Translation Reserved	X	X
1031	Reserved		
1032	JP2000012688 to Nasu ("Nasu") and Certified Translation of Nasu with Certification of Translation	X	X

Exhibit No.	Description	Filed	Served
1033	U.S. Patent Publication No. 2001/0030365 to Otsuka et al. ("Otsuka")	X	X
1034	Wolf, Stanley, <i>Silicon Processing for the VLSI Era: Deep- Submicron Process Technology</i> , Lattice Press, 2002 (excerpted) ("Wolf")	X	X
1035	Reserved		
1036	Ogawa, E.T., et al., "Stress-Induced Voiding Under Vias Connected To Wide Cu Metal Leads," IEEE 02CH37320, 40 th Annual International Reliability Physics Symposium, Dallas, Texas, 2002, pp. 312-21	X	X
1037	A. von Glasow et al., "Geometrical Aspects of Stress-Induced Voiding in Copper Interconnects," Proceedings of the Advanced Metallization Conference 2002 (AMC 2002), San Diego, CA, October 1-3, 2002, Tokyo, Japan, October 29-30, 2002, Materials Research Society, pp. 161-67	X	X
1038	U.S. Patent No. 6,215,189 to Toyoda et al. ("Toyoda")	X	X
1039	U.S. Patent No. 6,238,850 to Bula et al. ("Bula")	X	X
1040	STIPULATION: 7-31-2025 Letter from K. Wheatley (counsel for TSMC) to J. Nelson et al. (counsel for AICP)	X	X

Inter Partes Review No.: IPR2025-01211

Petitioner's Updated Exhibit List

U.S. Patent No. 7,439,623

CERTIFICATE OF SERVICE

The undersigned hereby certifies that on August 21, 2025 a true and correct copy of **EXHIBIT 1040** and **PETITIONER'S UPDATED EXHIBIT LIST** was served in its entirety on the Patent Owner to the email addresses below:

Russell A. Chorush

Email: rchorush@hpcllp.com

Michael F. Heim

Email: mheim@hpcllp.com

Christopher L. Limbacher

Email: climbacher@hpcllp.com

Lily R. Glick

Email: lglick@hpcllp.com

Kyle Friesen

Email: kfriesen@hpcllp.com

Email: aicppllit@hpcllp.com

Respectfully submitted,

Dated: August 21, 2025

By: s/Michael R. Houston/

Michael R. Houston

Reg. No. 58,486

Foley & Lardner LLP

E-Mail: MHouston@foley.com

Counsel for Petitioner