

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

BEFORE THE PATENT TRIAL AND APPEAL BOARD

Taiwan Semiconductor Manufacturing Company Ltd.,

Petitioner,

v.

Advanced Integrated Circuit Process LLC,

Patent Owner.

IPR2025-01212

U.S. Patent No. 7,439,623

**PETITION FOR *INTER PARTES* REVIEW
OF U.S. PATENT NO. 7,439,623**

TABLE OF CONTENTS

EXHIBIT LIST vi

LIST OF CHALLENGED CLAIMSx

I. RELIEF REQUESTED1

II. STATE OF THE ART2

 A. Interconnects and Dual Damascene2

 B. Dummy Structures for Reducing Stress-Induced Voiding, and
 Improving Strength.....4

III. THE '623 PATENT6

 A. Overview6

 B. Prosecution History7

 C. Claim Construction8

IV. ORDINARY SKILL8

V. PRIOR ART.....9

VI. DETAILED EXPLANATION OF GROUNDS.....9

 A. Ground 1: Watanabe Anticipates Claims 1-3, 7, 11-16, 21-22,
 25-26, 28, 32, 39-40, and 429

 1. Watanabe.....10

 2. Claim 113

 3. Claim 230

 4. Claim 335

 5. Claim 735

 6. Claim 1137

Petition for *Inter Partes* Review
Patent No. 7,439,623

7.	Claim 12.....	39
8.	Claim 13.....	40
9.	Claim 14.....	40
10.	Claim 15.....	42
11.	Claim 16.....	43
12.	Claim 21.....	44
13.	Claim 22.....	46
14.	Claim 25.....	48
15.	Claim 26.....	50
16.	Claim 28.....	50
17.	Claim 32.....	51
18.	Claim 39.....	53
19.	Claim 40.....	53
20.	Claim 42.....	54
B.	Ground 2: Claims 4 and 8 Are Obvious Over Watanabe and Kurashima	56
1.	Kurashima	56
2.	Claim 4.....	58
3.	Claim 8.....	61
C.	Ground 3: Claims 9 and 17-18 Are Obvious Over Watanabe and Iizuka.....	65
1.	Iizuka.....	65
2.	Claim 9.....	66

3.	Claim 17.....	67
4.	Claim 18.....	67
5.	Combination of Watanabe and Iizuka	68
D.	Ground 4: Claims 45-47 Are Obvious Over Watanabe and Kamoshima.....	70
1.	Kamoshima	70
2.	Claim 45	71
3.	Claim 46.....	75
4.	Claim 47	76
E.	Ground 5: Hasunuma Anticipates Claims 1, 11-15, 17-18, 21-22, 25-26, 28, 32, and 39-40	77
1.	Hasunuma.....	77
2.	Claim 1	79
3.	Claim 11	86
4.	Claim 12.....	87
5.	Claim 13	87
6.	Claim 14.....	87
7.	Claim 15	88
8.	Claim 17	89
9.	Claim 18.....	90
10.	Claim 21	91
11.	Claim 22.....	92
12.	Claim 25.....	93

13.	Claim 26.....	94
14.	Claim 28.....	94
15.	Claim 32.....	94
16.	Claim 39.....	96
17.	Claim 40.....	97
F.	Ground 6: Claims 2 and 8 Are Obvious Over Hasunuma and Kurashima	97
1.	Claim 2.....	97
2.	Claim 8.....	102
G.	Ground 7: Aoyagi renders obvious Claims 1, 16, and 45-46.....	104
1.	Aoyagi.....	104
2.	Claim 1.....	108
3.	Claim 16.....	118
4.	Claim 45.....	119
5.	Claim 46.....	121
H.	Ground 8: Claim 47 Is Obvious Over Aoyagi and Hasunuma	122
I.	Ground 9: Kunikiyo Renders Claims 1-2, 4, 7, 14, and 42 Unpatentable.....	124
1.	Kunikiyo.....	124
2.	Claim 1.....	124
3.	Claim 2.....	135
4.	Claim 4.....	139
5.	Claim 7.....	140

6.	Claim 14.....	142
7.	Claim 42.....	143
J.	Ground 10: Claims 9 and 17 Are Obvious Over Kunikiyo and Iizuka.....	144
1.	Claims 9, 17.....	144
K.	Ground 11: Claim 3 Is Obvious Over Kunikiyo and Watanabe.....	147
VII.	GROUNDS FOR STANDING.....	149
VIII.	MANDATORY NOTICES.....	150
A.	Real Party-In-Interest.....	150
B.	Related Matters.....	150
C.	Counsel and Service Information.....	150
IX.	PAYMENT OF FEES.....	151
X.	CONCLUSION.....	151

EXHIBIT LIST

Exhibit No.	Description
1001	U.S. Patent No. 7,439,623
1002	File History of U.S. Patent No. 7,439,623 (“the ’623 File History”)
1003	Declaration of Dr. Reinhold Dauskardt
1004	U.S. Patent Publication No. 2003/0116852 to Watanabe et al. (“Watanabe”)
1005	U.S. Patent Publication No. 2004/0113238 to Hasunuma et al. (“Hasunuma”)
1006	U.S. Patent Publication No. 2001/0019180 to Aoyagi et al. (“Aoyagi”)
1007	U.S. Patent No. 6,717,267 to Kunikiyo (“Kunikiyo”)
1008	U.S. Patent No. 5,250,465 to Iizuka et al. (“Iizuka”)
1009	U.S. Patent Publication No. 2004/0173905 to Kamoshima et al. (“Kamoshima”)
1010	Reserved
1011	U.S. Patent No. 7,042,099 to Kurashima (“Kurashima”)
1012	P. Andricacos, “Copper On-Chip Interconnections,” <i>Interface, The Electrochemical Society</i> , pp. 32-37, 1999
1013	U.S. Patent No. 5,885,857 to Yamaha et al. (“Yamaha”)

Exhibit No.	Description
1014	U.S. Patent Publication No. 2003/0005399 to Igarashi et al. (“Igarashi”)
1015	U.S. Patent No. 6,717,268 to Hau-Riege (“Hau-Riege”)
1016	U.S. Patent No. 6,468,894 to Yang (“Yang”)
1017	U.S. Patent No. 6,022,808 to Nogami (“Nogami”)
1018	AICP’S P.R. 3-1 Disclosure of Asserted Claims and Infringement Contentions and P.R. 3-2 Document Production Against TSMC (cover document only)
1019	Kaanta et al., “Dual Damascene: A ULSI Wiring Technology,” <i>VMIC Conference</i> , IEEE, June 11-12, 1991, pp. 144-152
1020	U.S. Patent No. 5,032,890 to Ushiku (“Ushiku”)
1021	Reserved
1022	U.S. Patent No. 6,582,976 to Watanabe (“Watanabe’976”)
1023	S. Middleman et al., <i>Process Engineering Analysis in Semiconductor Device Fabrication</i> , pp. 260-61 (excerpted), McGraw-Hill, 1993 (“Middleman”)
1024	U.S. Patent No. 6,156,660 to Liu et al. (“Liu”)
1025	U.S. Patent No. 5,798,298 to Yang (“Yang 2”)
1026	T. I. Bao et al., “90 nm Generation Cu/CVD Low-k ($k < 2.5$) Interconnect Technology,” <i>Digest. International Electron Devices Meeting</i> , San Francisco, CA, USA, 2002, pp. 583-586

Exhibit No.	Description
1027	A. Loke, “Process Integration Issues of Low-Permittivity Dielectrics With Copper for High-Performance Interconnects,” Dissertation, Stanford University (1999)
1028	K.N. Tu, “Recent advances on electromigration in very-large-scale-integration of interconnects,” <i>Applied Physics Review – Focused Review, Journal of Applied Physics</i> , Vol. 94, No. 9 (November 1, 2003), pp. 5451-5473
1029	T. C. Huang, <i>et al.</i> , “Numerical Modeling and Characterization of the Stress Migration Behaviour Upon Various 90 nanometer Cu/Low k Interconnects,” <i>Proceedings of the IEEE 2003 International Interconnect Technology Conference (Cat. No.03TH8695)</i> , Burlingame, CA, USA, 2003 (added to IEEE Xplore 8-11-2003), pp. 207-209
1030	Reserved
1031	JP2000277609 to Narita (“Narita”) and Certified Translation of Narita with Certification of Translation
1032	JP2000012688 to Nasu (“Nasu”) and Certified Translation of Nasu with Certification of Translation
1033	U.S. Patent Publication No. 2001/0030365 to Otsuka et al. (“Otsuka”)
1034	Wolf, Stanley, <i>Silicon Processing for the VLSI Era: Deep-Submicron Process Technology</i> , Lattice Press, 2002 (excerpted) (“Wolf”)
1035	Reserved
1036	Reserved
1037	A. von Glasow et al., “Geometrical Aspects of Stress-Induced Voiding in Copper Interconnects,” <i>Proceedings of the Advanced Metallization Conference 2002 (AMC 2002)</i> , San

Exhibit No.	Description
	Diego, CA, October 1-3, 2002, Tokyo, Japan, October 29-30, 2002, Materials Research Society, pp. 161-67
1038	U.S. Patent No. 6,215,189 to Toyoda et al. (“Toyoda”)

LIST OF CHALLENGED CLAIMS

Claim Element	Claim Language
[1.pre]	A semiconductor device comprising:
[1.a]	a semiconductor substrate;
[1.b]	a first interconnect formed on the semiconductor substrate;
[1.c]	a first insulating film formed on the first interconnect;
[1.d]	a second interconnect formed on the first insulating film;
[1.e]	a via formed through the first insulating film and connecting between the first and second interconnects; and
[1.f]	a dummy via connected to the second interconnect,
[1.g]	wherein the dummy via is made of a conductive film and is arranged so as to be incapable of having current flow therethrough;
[1.h]	the second interconnect and the via form a dual damascene structure, and
[1.i]	the second interconnect and the dummy via from a dual damascene structure.
[2.a]	The semiconductor device of claim 1 further comprising a second insulating film formed on the semiconductor substrate,
[2.b]	wherein the first interconnect is formed on the second insulating film, and

[2.c]	the dummy via is connected to a first dummy interconnect formed on the second insulating film.
3	The semiconductor device of claim 2, wherein the first dummy interconnect has a width smaller than that of the second interconnect.
4	The semiconductor device of claim 2, wherein a width of the first dummy interconnect and a width of the first interconnect are substantially equal to each other.
7	The semiconductor device of claim 2, wherein each of the first interconnect and the first dummy interconnect is buried in an upper portion of the second insulating film.
8	The semiconductor device of claim 2, wherein a longer side of the first interconnect and a longer side of the first dummy interconnect form substantially a right angle.
[9.a]	The semiconductor device of claim 2, wherein the dummy via is substantially circular in a plan view, and
[9.b]	a diameter of the dummy via is smaller than a width of the first dummy interconnect.

11	The semiconductor device of claim 1, wherein the first insulating film has a multilayer structure including a SiN film and a SiO ₂ film.
12	The semiconductor device of claim 1, wherein the second interconnect includes a first barrier film and a first conductive film.
13	The semiconductor device of claim 12, wherein the first conductive film includes copper.
14	The semiconductor device of claim 1, wherein each of the first and second interconnects is connected to another element or an external electrode.
[15.a]	The semiconductor device of claim 1, wherein the first interconnect, the second interconnect and the via constitute part of a closed circuit, and
[15.b]	the dummy via does not constitute a closed circuit.
16	The semiconductor device of claim 1, wherein the first interconnect has a width smaller than that of the second interconnect.

17	The semiconductor device of claim 1, wherein the via and the dummy via are substantially circular in a plan view.
18	The semiconductor device of claim 17, wherein a diameter of the via and a diameter of the dummy via are substantially equal to each other.
21	The semiconductor device of claim 1, wherein the first interconnect and the second interconnect extend in a same direction.
22	The semiconductor device of claim 1, wherein the dummy via is provided on an extended line along which the first interconnect extends.
25	The semiconductor device of claim 1, wherein the via and the dummy via are spaced at a distance of 25 μm or less.
26	The semiconductor device of claim 1, wherein the via and the dummy via are spaced at a distance of 1 μm or less.
28	The semiconductor device of claim 1, wherein the dummy via is provided in plural.

<p>32</p>	<p>The semiconductor device of claim 1, wherein a distance between the via and one end of the second interconnect is shorter than a distance between the dummy via and the one end of the second interconnect and shorter than a distance between the via and the other end of the second interconnect.</p>
<p>39</p>	<p>The semiconductor device of claim 1, wherein the dummy via and the second interconnect are made of the same conductive film.</p>
<p>40</p>	<p>The semiconductor device of claim 1, wherein the dummy via and the second interconnect include a Cu film.</p>
<p>42</p>	<p>The semiconductor device of claim 1, wherein the dummy via includes a first and second end, the first end connected to the second interconnect and the second end connected to a first dummy interconnect, the first dummy interconnect being surrounded by a second insulating film.</p>
<p>[45.a]</p>	<p>The semiconductor device of claim 1, wherein the second interconnect is comprised of a first interconnect portion and a second interconnect portion whose interconnect width is smaller than that of the first interconnect portion and which branches from the first interconnect portion, and</p>
<p>[45.b]</p>	<p>the via is connected to the second interconnect portion.</p>

46	The semiconductor device of claim 45, wherein the dummy via is formed at or near the branch point between the first and second interconnect portions.
47	The semiconductor device of claim 45, wherein a width of the second interconnect portion is 0.2 μm or less.

I. RELIEF REQUESTED

Applying the following grounds, Petitioner petitions for *Inter Partes* Review (“IPR”) of U.S. Patent No. 7,439,623 (“the ’623 patent”) and cancellation of claims 1-4, 7-9, 11-18, 21-22, 25-26, 28, 32, 39-40, 42, and 45-47:

Ground	Claim(s) Challenged	35 U.S.C. §	Reference(s)
1	1-3, 7, 11-16, 21-22, 25-26, 28, 32, 39-40, 42	102	Watanabe
2	4, 8	103	Watanabe, Kurashima
3	9, 17-18	103	Watanabe, Iizuka
4	45-47	103	Watanabe, Kamoshima
5	1, 11-15, 17-18, 21-22, 25-26, 28, 32, 39-40	102	Hasunuma
6	2, 8	103	Hasunuma, Kurashima
7	1, 16, 45-46	103	Aoyagi
8	47	103	Aoyagi, Hasunuma
9	1, 2, 4, 7, 14, 42	102/103	Kunikiyo
10	9, 17	103	Kunikiyo, Iizuka
11	3	103	Kunikiyo, Watanabe


This petition is supported by the declaration of Dr. Reinhold Dauskardt, an expert in the field of interconnect technology. TSMC-1003, ¶¶1-39.


II. STATE OF THE ART

The '623 patent describes using dummy structures to reduce stress-induced void formation in interconnect structures. Such dummy structures, for the same purposes, were already well-known. TSMC-1003, ¶¶40-46.


A. Interconnects and Dual Damascene

Semiconductor chips have multiple levels of conductive wires (“interconnects”) for controlling chip operation, with vias connecting wires between different levels when needed; such interconnect structures are commonly made of aluminum or copper. TSMC-1015, 1:13-24; *see also* TSMC-1012, 32; TSMC-1017, 2:53-58. Exemplary interconnect structures are shown below:





Dual damascene is a manufacturing process where patterns of trenches and underlying via holes are filled with conductive metal(s) to simultaneously form the interconnects on a given level and the vias below that level. TSMC-1015, 4:20-23; TSMC-1016, 1:47-52; TSMC-1017, 1:52-57; TSMC-1019, Abstract; TSMC-1034, 671-76. This process is illustrated below:



TSMC-1027, 25. Steps ④→⑤ are typically performed using chemical mechanical polishing (“CMP”). TSMC-1034, 322-34, 675.

B. Dummy Structures for Reducing Stress-Induced Voiding, and Improving Strength

Stress migration and electromigration involve the movement of metal atoms and vacancies within the interconnect structure; because vacancies tend to

aggregate in/under vias, voids can form and cause electrical disconnects. TSMC-1029, 207; TSMC-1028, 5455-56, 5458-59; TSMC-1015, 1:32-37, 2:61-63. In addition, insulating films, especially low-k materials, can have poorer mechanical strength and adhesion, making them susceptible to damage during CMP. TSMC-1016, 1:53-2:7; TSMC-1026, 583.

Dummy structures were used long before the '623 patent for addressing these problems. For example, dummy vias have been added near active vias to arrest stress-induced vacancy migration and void formation. TSMC-1029, Abstract, 208; TSMC-1015, 2:64-3:14. Dummy structures were also known to alleviate electromigration concerns, acting as reservoirs for metallic ions. *See* TSMC-1015, 1:66-2:11; TSMC-1032, ¶¶[0012]-[0016]. Migrating vacancies/microvoids get distributed between vias and dummy vias, reducing their concentration in/under active vias. TSMC-1029, 208; TSMC-1009, ¶[0088]. Dummy vias also improve mechanical strength, preventing damage during CMP. TSMC-1016, 4:42-47; TSMC-1026, 584-85.


Similar to dummy vias, dummy wirings/interconnects also improve mechanical properties, helping adhesion across multiple insulating layers and improving the CMP process by reducing dishing. TSMC-1020, Abstract; TSMC-1024, 2:55-58; TSMC-1025, Abstract; TSMC-1026, 584-85. Connecting dummy wirings to dummy vias was well-known to increase the mechanical strength of the

combined insulating layer and upper-level wiring, as well as enhance the durability of multi-layered insulating films. TSMC-1011, 8:35-54.

III. THE '623 PATENT

A. Overview

The '623 patent relates to a semiconductor device having multilevel interconnection structures. TSMC-1001, 7:47-50. A first interconnect 102A (and optionally a dummy interconnect 102B) is formed in insulating film 101. *Id.*, 10:56-63, Figs. 1A, 2B. After forming intermediate insulating layers 103-105, the dual damascene process is used to form second interconnect 111 on/in the insulation layer stack, which is connected to first interconnect 102A by via 110A:



Id., 11:5-21; 6:38-40, Figs. 1B-1C, 2A-2B. Dummy via 110B, formed in dummy hole 106B simultaneously with via 110A and interconnect 111, connects dummy interconnect 102B with second interconnect 111. *Id.*, 11:15-21; Figs. 2A-2B.

First interconnect 102A, via 110A and second interconnect 111 constitute part of a closed-circuit during device operation, while neither dummy

interconnect 102B nor dummy via 110B does. *Id.*, 10:24-28. That is, the device remains operable even if dummy interconnect 102B and dummy via 110B are omitted from the structure. *Id.*, 10:28-32.

According to the '623 patent, vacancies in copper film 109 of second interconnect 111 are divided and respectively flow into via 110A and dummy via 110B, thereby reducing vacancies flowing into via 110A and reducing the associated stress gradient. *Id.*, 11:36-42. The '623 patent says this suppresses occurrences of voids in via hole 106A. *Id.*, 11:38-45.

B. Prosecution History

The '623 application was filed on December 2, 2004, claiming priority to a Japanese application filed December 3, 2003. Following the addition of claims 27-86 in a restriction response, the USPTO issued multiple Office Actions rejecting the claims over U.S. Patent No. 6,919,637 to He. TSMC-1002, 237-47, 285-97. The Examiner also rejected dependent claims reciting relative interconnect widths, via diameters, and their spacing, stating that “one of ordinary skill in the art would have been led to the recited shapes, sizes and dimensions through routine experimentation and optimization.” *Id.*, 244-45, 295-96. Applicant responded first by requiring that the dummy via be conductive, then adding “dual damascene” limitations, but later deleted these limitations and instead required that the dummy via be incapable of current flow. *Id.*, 266, 301, 331. The NOA re-added the dual-

damascene limitations, while stating that the prior art did not teach the “dummy via made of a conductive film and being arranged as in the context of claim 27.” *Id.*, 354-55.

C. Claim Construction

The Board construes claims under the standard in *Phillips v. AWH Corp.*, 415 F.3d 1303 (Fed. Cir. 2005) (en banc). For purposes of this proceeding, Petitioner does not believe that any claim terms need construction to resolve the unpatentability issues presented in this Petition. TSMC-1003, ¶57.

IV. ORDINARY SKILL

A person of ordinary skill in the art (“POSITA”) had at least a Master’s degree in electrical engineering, physics, chemistry, materials science, or related fields, and three years of work experience in semiconductor manufacturing. TSMC-1003, ¶37. Additional graduate education could substitute for work experience, and additional work experience/training could substitute for formal education. *Id.*

V. PRIOR ART¹

Reference	Filed	Published	Pre-AIA Prior Art Qualification
Watanabe	12/4/2002 (USPTO)	6/26/2003	§§102(a),(b),(e)
Hasunuma	9/3/2003 (USPTO)	6/17/2004	§102(e)
Aoyagi	3/20/2001 (USPTO)	9/6/2001	§§102(a),(b),(e)
Kunikiyo	7/7/2000 (USPTO)	4/6/2004	§102(e)
Kurashima	8/14/2003 (USPTO)	5/9/2006	§102(e)
Iizuka	1/24/1992 (USPTO)	10/5/1993	§§102(a),(b),(e)
Kamoshima	9/9/2003 (USPTO)	9/9/2004	§102(e)

VI. DETAILED EXPLANATION OF GROUNDS

A. Ground 1: Watanabe Anticipates Claims 1-3, 7, 11-16, 21-22, 25-26, 28, 32, 39-40, and 42

Watanabe anticipates claims 1-3, 7, 11-16, 21-22, 25-26, 28, 32, 39-40, and 42. TSMC-1003, ¶¶103-241.

¹ All references are prior art regardless of any priority claim to the Japanese application filed December 3, 2003. Petitioner does not acquiesce that any claims are so entitled.

VIII. MANDATORY NOTICES

A. Real Party-In-Interest

The real party-in-interest here is Taiwan Semiconductor Manufacturing Company Limited.

B. Related Matters

The '623 patent is asserted in *Advanced Integrated Circuit Process LLC v. Taiwan Semiconductor Manufacturing Company Limited*, Case No. 2:25-cv-00324 (E.D. Tex.).

C. Counsel and Service Information

Pursuant to 37 C.F.R. §§42.8(b)(3) and 42.10(a), Petitioner provides the following counsel and service information. Pursuant to 37 C.F.R. §42.10(b), a Power of Attorney accompanies this Petition.

Lead Counsel	Back-Up Counsel
Michael Houston Reg. No. 58,486 FOLEY & LARDNER LLP 321 North Clark Street, Suite 3000 Chicago, Illinois 60654 312-832-4500 mhouston@foley.com	Pavan Agarwal Reg. No. 40,888 FOLEY & LARDNER LLP 3000 K Street N.W., Suite 600 Washington, DC 20008 202-672-5300 pagarwal@foley.com Nicholas Lagerwall Reg. No. 63,272 FOLEY & LARDNER LLP 150 East Gilman Street, Suite 5000 Madison, Wisconsin 53703 608-257-5035

Lead Counsel	Back-Up Counsel
	nlagerwall@foley.com

Petitioner consents to electronic service directed to the following email address: Foley_TSMC_623-1_IPR2025-01212@foley.com.

IX. PAYMENT OF FEES

The Office is authorized to charge fees for this Petition to Deposit Account No. 19-0741. Any additional fees that might be due are also authorized.

X. CONCLUSION

For the reasons given above, Petitioner requests IPR be instituted for the challenged claims.

Respectfully submitted,

Dated: July 25, 2025

By: /Michael R. Houston/

Michael R. Houston
Reg. No. 58,486
FOLEY & LARDNER LLP
Counsel for Petitioner

**CERTIFICATE OF COMPLIANCE WITH TYPE-VOLUME
LIMITATION, TYPEFACE REQUIREMENTS, AND TYPE STYLE
REQUIREMENTS**

1. This Petition complies with the type-volume limitation of 14,000 words, comprising 13,991 words, as counted using the Microsoft Word software that was used to prepare this paper, excluding the parts exempted by 37 C.F.R. §42.24(a).

2. This Petition complies with the general format requirements of 37 C.F.R. §42.6(a) and has been prepared using Microsoft® Word in 14-point Times New Roman.

Respectfully submitted,

Date: July 25, 2025

By: */Michael R. Houston/*

Michael R. Houston
Reg. No. 58,486
FOLEY & LARDNER LLP
Counsel for Petitioner

CERTIFICATE OF SERVICE

The undersigned hereby certifies that on July 25, 2025, true and correct copies of the foregoing document and supporting materials were served in its entirety on the Patent Owner at the following address of record listed on the USPTO's Patent Center via overnight service:

Michael J. Cherskov
Szymon M. Gurda
903 Commerce Dr.
Suite 310
Oak Brook, IL 60523

Courtesy copies of the same documents were served electronically on prosecution counsel and Patent Owner's litigation counsel by email at the following addresses:

ksrinivasan@susmangodfrey.com;	jnelson@susmangodfrey.com;
igore@susmangodfrey.com;	kdiehl@susmangodfrey.com;
brey@susmangodfrey.com;	nloaiza@susmangodfrey.com;
anassar@susmangodfrey.com;	rbhalla@susmangodfrey.com;
gfisk@susmangodfrey.com;	andrea@millerfairhenry.com;
claire@millerfairhenry.com	

Respectfully submitted,

Date: July 25, 2025

By: /Michael R. Houston/

Michael R. Houston
Reg. No. 58,486
FOLEY & LARDNER LLP
Counsel for Petitioner