

## EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135*

The following list illustrates certain grounds for invalidity based on:

- U.S. Patent Publ. 2003/0025135 to Matsumoto (“*Matsumoto 135*”), published February 6, 2003, is prior art to U.S. Patent No. 8,587,076 (the “’076 patent”) under at least pre-AIA 35 U.S.C. §102(b).

*Matsumoto 135*, including any material incorporated by reference into *Matsumoto 135*, anticipates and/or renders obvious at least claims 1-3, 6-8, and 10-13 of the ’076 patent under pre-AIA 35 U.S.C. §102(b).

To the extent any limitation is found not to be expressly or inherently disclosed in *Matsumoto 135*, such a limitation would have been obvious either based on *Matsumoto 135* alone, given the state of the art, or in combination with one or more of the references cited in Exhibits 076-01 through 076-02 and 076-04 through 076-15, because the ’076 patent is merely a collection of prior art elements that fails to meet the statutory requirement of non-obviousness under 35 U.S.C. § 103, and the factors delineated in *KSR Int’l Co. v. Teleflex, Inc.*, 550 U.S. 398 (2007), weigh against a finding of non-obviousness.

In particular, any disclosures identified for each limitation of the ’076 patent in the aforementioned Exhibits may be combined with the disclosures of *Matsumoto 135* identified below for the same limitation to render that limitation obvious. A POSITA would have found such a combination / modification obvious for the reasons discussed herein and in Defendant’s cover pleading.<sup>1</sup>

The citations to portions of any reference in this chart are exemplary only. Citations to the written description should be interpreted to include the figures associated with or relevant to the cited passages. Similarly, citations to a figure should be understood to encompass any description, text, or discussion of that figure. Defendant reserves the right to use the entirety of any reference cited in this chart to

---

<sup>1</sup> Plaintiff appears in many instances to be pursuing overly broad constructions of limitations of the asserted claims in an effort to piece together an infringement claim where none exists. This claim chart accounts for overly broad construction of the claim limitations. Any assertion that a particular limitation is disclosed by a prior art reference or references may be based on Plaintiff’s apparent constructions and is not intended to be, and is not, an admission that such constructions are supportable or proper. Defendant is investigating this prior art and has not yet completed discovery from third parties, who may have relevant information concerning the prior art. Therefore, Defendant reserves the right to supplement this chart after additional discovery is received. To the extent that any of the prior art discloses the same or similar functionality or feature(s) of any of the accused products, Defendant reserves the right to argue that said feature or functionality does not practice any limitation of any of the asserted claims, and to argue, in the alternative, that if said feature or functionality is found to practice any limitation of any of the asserted claims, then the prior art reference teaches the limitation and that the claim is not patentable.

**EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135***

show that the asserted claims are anticipated and/or are obvious. Citations presented for one claim limitation are expressly incorporated by reference into all other limitations for that claim as well as all limitations of all claims on which that claim depends.

<u><b>U.S. Patent No. 8,587,076</b></u>	<u><b>Exemplary Disclosures Relevant to <i>Matsumoto 135</i></b></u>
<b>Claim 1</b>	
<p>[1pre] A semiconductor device comprising:</p>	<p><i>Matsumoto 135</i>, alone or in combination with one or more references, discloses or suggests a semiconductor device.</p> <p>For example, <i>Matsumoto 135</i> discloses the following at Title:</p> <p align="center">SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SAME</p> <p><i>Matsumoto 135</i> discloses the following at Abstract:</p> <p align="center">A semiconductor device which achieves reductions in malfunctions and operating characteristic variations by reducing the gain of a parasitic bipolar transistor, and a method of manufacturing the same are provided.</p> <p><i>Matsumoto 135</i> discloses the following at claims 1, 10, 13:</p> <p align="center">A semiconductor device comprising: ...</p> <p><i>Matsumoto 135</i> discloses the following at ¶ 2:</p> <p align="center">The present invention relates to a semiconductor device and a method of manufacturing the same. More particularly, the invention relates to a MOSFET (Metal Oxide Semiconductor Field Effect Transistor) employing an SOI (Silicon-On-Insulator) substrate and a method of manufacturing the same.</p> <p><i>Matsumoto 135</i> discloses the following at ¶ 13:</p>

**EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135***

<u>U.S. Patent No. 8,587,076</u>	<u>Exemplary Disclosures Relevant to <i>Matsumoto 135</i></u>
	<p>It is an object of the present invention to provide a semiconductor device which achieves reductions in malfunctions and operating characteristic variations by reducing the gain of a parasitic bipolar transistor, and a method of manufacturing the same.</p> <p><i>Matsumoto 135</i> discloses the following at ¶ 14:</p> <p>According to a first aspect of the present invention, the semiconductor device includes an SOI substrate, a first insulation film, a gate electrode, a pair of second insulation films, a pair of third insulation films, a body region, and a pair of source/drain regions.</p> <p><i>See also, e.g., Matsumoto 135</i> at ¶¶ 15-46, 60, 62, 64, 68-69.</p> <p><i>Matsumoto 135</i> discloses the following at ¶¶ 77 and 102:</p> <p>FIG. 1 is a sectional view showing a structure of a semiconductor device according to a first preferred embodiment of the present invention</p> <p><i>Matsumoto 135</i> discloses the following at ¶ 137:</p> <p>FIGS. 18 through 22 are sectional views showing a method of manufacturing a semiconductor device in a step-by-step manner according to a fourth preferred embodiment of the present invention.</p> <p><i>See also, e.g., Matsumoto 135</i> at ¶¶ 79-82, 85-86.</p>
<p>[1A] a gate insulating film formed on an active region in a substrate and including Hf;</p>	<p><i>Matsumoto 135</i>, alone or in combination with one or more references, discloses or suggests a gate insulating film formed on an active region in a substrate and including Hf.</p> <p>For example:</p>

EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135*

<u>U.S. Patent No. 8,587,076</u>	<u>Exemplary Disclosures Relevant to <i>Matsumoto 135</i></u>
	<p><i>Matsumoto 135</i> discloses the following at Abstract:</p> <p>A silicon oxide film (6) is formed partially on the upper surface of a silicon layer (3). A gate electrode (7) of polysilicon is formed partially on the silicon oxide film (6). A portion of the silicon oxide film (6) underlying the gate electrode (7) functions as a gate insulation film. A silicon nitride film (9) is formed on each side surface of the gate electrode (7), with a silicon oxide film (8) therebetween.</p> <p><i>Matsumoto 135</i> discloses the following at claim 1:</p> <p>an SOI substrate having a multi-layer structure including a semiconductor substrate, an insulation layer and a semiconductor layer stacked in the order named;</p> <p>a first insulation film formed on a main surface of said semiconductor layer;</p> <p><i>Matsumoto 135</i> discloses the following at claim 10:</p> <p>a substrate having a first region with a digital circuit formed therein, and a second region with an analog or RF (radio frequency) circuit formed therein;</p> <p>a first semiconductor element formed in said first region and constituting said digital circuit; and</p> <p>a second semiconductor element formed in said second region and constituting said analog or RF circuit,</p> <p>said first semiconductor element including</p> <p>a first gate electrode formed on a main surface of said substrate, with a first gate insulation film therebetween, ...</p>

**EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135***

<u>U.S. Patent No. 8,587,076</u>	<u>Exemplary Disclosures Relevant to <i>Matsumoto 135</i></u>
	<p>said second semiconductor element including</p> <p align="center">a second gate electrode formed on said main surface of said substrate, with a second gate insulation film therebetween,</p> <p><i>Matsumoto 135</i> discloses the following at claim 13:</p> <p>a substrate;</p> <p>a semiconductor element including (a) a gate electrode formed on a main surface of said substrate, with a gate insulation film therebetween, and extending in a predetermined direction, (b)</p> <p><i>Matsumoto 135</i> discloses the following at ¶ 14:</p> <p>According to a first aspect of the present invention, the semiconductor device includes an SOI substrate, a first insulation film, a gate electrode, a pair of second insulation films, a pair of third insulation films, a body region, and a pair of source/drain regions. The SOI substrate has a multi-layer structure including a semiconductor substrate, an insulation layer and a semiconductor layer stacked in the order named. The first insulation film is formed on a main surface of the semiconductor layer. The gate electrode is formed on the first insulation film.</p> <p><i>Matsumoto 135</i> discloses the following at ¶¶ 102-103:</p> <p>FIG. 1 is a sectional view showing a structure of a semiconductor device according to a first preferred embodiment of the present invention. An SOI substrate 4 has a multi-layer structure such that a silicon substrate 1, a BOX layer 2 and a single-crystalline silicon layer 3 are stacked in the order named. The single-crystalline silicon layer 3 may be replaced with a polycrystalline or amorphous silicon layer. A completely isolating insulation film 5 made of silicon oxide is partially formed in the silicon layer</p>

**EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135***

<u>U.S. Patent No. 8,587,076</u>	<u>Exemplary Disclosures Relevant to <i>Matsumoto 135</i></u>
	<p>3. The isolating insulation film 5 extends from the upper surface of the silicon layer 3 to the upper surface of the BOX layer 2.</p> <p>A MOSFET is formed in a device region defined by the isolating insulation film 5 in a manner to be specifically described below. A silicon oxide film 6 is formed partially on the upper surface of the silicon layer 3. A gate electrode 7 made of polysilicon is formed partially on the silicon oxide film 6. A portion of the silicon oxide film 6 which lies under the gate electrode 7 functions as a gate insulation film.</p> <p><i>Matsumoto 135</i> discloses the following at ¶ 105:</p> <p>A pair of source/ drain regions 10 are formed in the silicon layer 3. A region between the pair of source/drain regions 10 is defined as a body region 12. Each of the source/drain regions 10 has an extension (or LDD when having a relatively low impurity concentration) 11 extending from under the outer side surface of a corresponding one of the silicon oxide films 8 toward the body region 12 in the upper surface of the silicon layer 3.</p> <p><i>Matsumoto 135</i> discloses the following at ¶ 107:</p> <p>FIGS. 3 through 12 are sectional views showing a method of manufacturing the semiconductor device shown in FIG. 2 in a step-by-step manner. Referring first to FIG. 3, the SOI substrate 4 is prepared, and then the isolating insulation film 5 are formed in the silicon layer 3. Next, a silicon oxide film 13 is formed entirely on the upper surface of the silicon layer 3 and the upper surface of the isolating insulation film 5 by a CVD process or a thermal oxidation process. A silicon oxynitride film, a metal oxide film such as Al<sub>2</sub>O<sub>3</sub> or a ferroelectric film such as Ta<sub>2</sub>O<sub>5</sub> and BST may be formed in place of the silicon oxide film 13.</p> <p><i>Matsumoto 135</i> discloses the following at ¶¶ 137-138:</p>

**EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135***

<b><u>U.S. Patent No. 8,587,076</u></b>	<b><u>Exemplary Disclosures Relevant to <i>Matsumoto 135</i></u></b>
	<p>FIGS. 18 through 22 are sectional views showing a method of manufacturing a semiconductor device in a step-by-step manner according to a fourth preferred embodiment of the present invention. Referring first to FIG. 18, the gate electrode 7 is formed by the process described in the first preferred embodiment, and thereafter the silicon oxide film 16 is formed on the entire top surface of the resultant structure by a CVD process.</p> <p>Referring to FIG. 19, the silicon oxide film 16 is etched by an anisotropic dry etching process which exhibits a higher etch rate in the direction of depth of the SOI substrate 4. This forms the silicon oxide films 8 on the side surfaces of the gate electrode 7. The anisotropic dry etching process for formation of the silicon oxide films 8 is continued to overetch the upper surface of the silicon layer 3 exposed by the etching of the silicon oxide film 16. The etching causes damages to create defects in the upper surface of the silicon layer 3.</p> <p><i>Matsumoto 135</i> discloses the following at ¶ 140:</p> <p>In the method of manufacturing the semiconductor device according to the fourth preferred embodiment, as discussed above, the etching process for the formation of the silicon oxide films 8 etches the upper surface of the silicon layer 3 as well to create defects in the upper surface of the silicon layer 3. As a result, the defects act as lifetime killers for the parasitic bipolar transistor to reduce the gain of the parasitic bipolar transistor. The technique of the fourth preferred embodiment is applicable to any one of the first to third preferred embodiments.</p> <p><i>Matsumoto 135</i> discloses the following at ¶ 167:</p> <p>With reference to FIG. 31, a silicon oxide film is formed entirely on the upper surface of the silicon layer 3 and the upper surfaces of the isolating insulation films 30, 50 by a CVD process or a thermal oxidation process. A silicon oxynitride film, a metal oxide</p>



EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135*

U.S. Patent No. 8,587,076	Exemplary Disclosures Relevant to <i>Matsumoto 135</i>
	<p style="text-align: center;">FIG. 2</p> <p style="text-align: center;">FIG. 4</p>

EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135*

FIG. 10




FIG. 13




EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135*


<u>U.S. Patent No. 8,587,076</u>	<u>Exemplary Disclosures Relevant to <i>Matsumoto 135</i></u>
	<p data-bbox="892 284 1081 316">FIG. 19</p>  <p>The diagram shows a cross-section of a device. At the bottom is a substrate (1). Above it is a layer (2). On top of layer 2 are two side blocks (5) and a central block (6). The central block 6 is flanked by two smaller blocks (7 and 8). Brackets on the right indicate that blocks 5 and 6 are part of a group (3), and blocks 2 and 3 are part of a larger group (4).</p>

FIG. 20




FIG. 21




EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135*

FIG. 22




FIG. 23




EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135*

FIG. 24




FIG. 25




EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135*

U.S. Patent No. 8,587,076	Exemplary Disclosures Relevant to <i>Matsumoto 135</i>
	<p style="text-align: center;">FIG. 26</p>
<p>[1B] a gate electrode formed on the gate insulating film;</p>	<p><i>Matsumoto 135</i>, alone or in combination with one or more references, discloses or suggests a gate electrode formed on the gate insulating film.</p> <p>For example:</p> <p><i>Matsumoto 135</i> discloses the following at Abstract:</p> <p style="padding-left: 40px;">A silicon oxide film (6) is formed partially on the upper surface of a silicon layer (3). A gate electrode (7) of polysilicon is formed partially on the silicon oxide film (6). A portion of the silicon oxide film (6) underlying the gate electrode (7) functions as a gate insulation film. A silicon nitride film (9) is formed on each side surface of the gate electrode (7), with a silicon oxide film (8) therebetween.</p> <p><i>Matsumoto 135</i> discloses the following at claim 1:</p>

**EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135***

<u>U.S. Patent No. 8,587,076</u>	<u>Exemplary Disclosures Relevant to <i>Matsumoto 135</i></u>
	<p>an SOI substrate having a multi-layer structure including a semiconductor substrate, an insulation layer and a semiconductor layer stacked in the order named;</p> <p>a first insulation film formed on a main surface of said semiconductor layer;</p> <p>a gate electrode formed on said first insulation film;</p> <p><i>Matsumoto 135</i> discloses the following at claim 10:</p> <p>a substrate having a first region with a digital circuit formed therein, and a second region with an analog or RF (radio frequency) circuit formed therein;</p> <p>a first semiconductor element formed in said first region and constituting said digital circuit; and</p> <p>a second semiconductor element formed in said second region and constituting said analog or RF circuit,</p> <p>said first semiconductor element including</p> <p style="padding-left: 40px;">a first gate electrode formed on a main surface of said substrate, with a first gate insulation film therebetween, ...</p> <p>said second semiconductor element including</p> <p style="padding-left: 40px;">a second gate electrode formed on said main surface of said substrate, with a second gate insulation film therebetween,</p> <p><i>Matsumoto 135</i> discloses the following at claim 13:</p> <p>a substrate;</p>

**EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135***

<u>U.S. Patent No. 8,587,076</u>	<u>Exemplary Disclosures Relevant to <i>Matsumoto 135</i></u>
	<p>a semiconductor element including (a) a gate electrode formed on a main surface of said substrate, with a gate insulation film therebetween, and extending in a predetermined direction, (b)</p> <p><i>Matsumoto 135</i> discloses the following at ¶ 103:</p> <p>A MOSFET is formed in a device region defined by the isolating insulation film 5 in a manner to be specifically described below. A silicon oxide film 6 is formed partially on the upper surface of the silicon layer 3. A gate electrode 7 made of polysilicon is formed partially on the silicon oxide film 6.</p> <p><i>Matsumoto 135</i> discloses the following at ¶¶ 107-108:</p> <p>Next, a polysilicon film 14 having a thickness of about 100 nm to about 400 nm is formed entirely on the upper surface of the silicon oxide film 13 by an LPCVD process. The polysilicon film 14 may be doped with an impurity such as P and B. A metal film such as W, Ta and Al may be formed in place of the polysilicon film 14. Next, photoresists 15a and 15b are formed partially on the upper surface of the polysilicon film 14 by a photolithographic process. The photoresists 15a and 15b are formed over regions in which respective gate electrodes 7a and 7b are to be formed.</p> <p>With reference to FIG. 4, using the photoresists 15a and 15b as an etch mask, an anisotropic dry etching process, such as RIE (Reactive Ion Etching) or ECR (Electron Cyclotron Resonance), which exhibits a higher etch rate in a direction of depth of the SOI substrate 4 is performed to etch the polysilicon film 14. This leaves unetched portions of the polysilicon film 14 which lie under the photoresists 15a and 15b to form the gate electrodes 7a and 7b. This anisotropic dry etching process slightly etches the upper surface of the silicon oxide film 13. Thereafter, the photoresists 15a and 15b are removed. The gate electrodes 7a and 7b may be formed by another technique of forming an insulation film on the upper surface of the polysilicon film 14, patterning the insulation film by a photolithographic process and an etching process, and</p>

**EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135***

<b><u>U.S. Patent No. 8,587,076</u></b>	<b><u>Exemplary Disclosures Relevant to <i>Matsumoto 135</i></u></b>
	<p>anisotropically etching the polysilicon film 14 using the patterned insulation film as a hard mask.</p> <p><i>Matsumoto 135</i> discloses the following at ¶¶ 137-138:</p> <p>FIGS. 18 through 22 are sectional views showing a method of manufacturing a semiconductor device in a step-by-step manner according to a fourth preferred embodiment of the present invention. Referring first to FIG. 18, the gate electrode 7 is formed by the process described in the first preferred embodiment, and thereafter the silicon oxide film 16 is formed on the entire top surface of the resultant structure by a CVD process.</p> <p>Referring to FIG. 19, the silicon oxide film 16 is etched by an anisotropic dry etching process which exhibits a higher etch rate in the direction of depth of the SOI substrate 4. This forms the silicon oxide films 8 on the side surfaces of the gate electrode 7. The anisotropic dry etching process for formation of the silicon oxide films 8 is continued to overetch the upper surface of the silicon layer 3 exposed by the etching of the silicon oxide film 16. The etching causes damages to create defects in the upper surface of the silicon layer 3.</p> <p><i>Matsumoto 135</i> discloses the following at Figures 1-4, 10, 13, 19-26:</p>

EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135*


U.S. Patent No. 8,587,076	Exemplary Disclosures Relevant to <i>Matsumoto 135</i>
	<p style="text-align: center;">FIG. 1</p>  <p>The diagram shows a cross-section of a device with several layers and features. At the bottom is a substrate (1). Above it is a layer (2) with diagonal hatching. Above layer 2 is a layer (3) with a central opening. The opening is defined by a top surface (6) and a bottom surface (7). The top surface (6) has a central peak (8) and two side slopes (9). The bottom surface (7) has a central dip (10) and two side slopes (11). The width of the opening is labeled W1. The thickness of the top surface (6) is labeled T1. The length of the opening is labeled L1. The device is shown with a central section and two side sections (5) with diagonal hatching. The entire device is shown within a larger frame (1).</p>

EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135*

U.S. Patent No. 8,587,076	Exemplary Disclosures Relevant to <i>Matsumoto 135</i>
	<p style="text-align: center;">FIG. 2</p> <p style="text-align: center;">FIG. 3</p>

EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135*

FIG. 4




FIG. 10






EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135*

FIG. 20




FIG. 21






EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135*

U.S. Patent No. 8,587,076	Exemplary Disclosures Relevant to <i>Matsumoto 135</i>
	<p style="text-align: center;">FIG. 22</p> <p style="text-align: center;">FIG. 23</p>

EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135*

U.S. Patent No. 8,587,076	Exemplary Disclosures Relevant to <i>Matsumoto 135</i>
	<p data-bbox="905 282 1094 315">FIG. 24</p>  <p data-bbox="919 837 1104 870">FIG. 25</p> 

**EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135***

U.S. Patent No. 8,587,076	Exemplary Disclosures Relevant to <i>Matsumoto 135</i>
	<p align="center">FIG. 26</p>
<p>[1C] a insulating sidewall formed on each side surface of the gate electrode; and</p>	<p><i>Matsumoto 135</i>, alone or in combination with one or more references, discloses or suggests an insulating sidewall formed on each side surface of the gate electrode.</p> <p>For example:</p> <p><i>Matsumoto 135</i> discloses the following at Abstract:</p> <p>A silicon nitride film (9) is formed on each side surface of the gate electrode (7), with a silicon oxide film (8) therebetween. The silicon oxide film (8) and the silicon nitride film (9) are formed on the silicon oxide film (6). The width (W1) of the silicon oxide film (8) in a direction of the gate length is greater than the thickness (T1) of the silicon oxide film (6).</p>

EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135*

<u>U.S. Patent No. 8,587,076</u>	<u>Exemplary Disclosures Relevant to <i>Matsumoto 135</i></u>
	<p><i>Matsumoto 135</i> discloses the following at claim 1:</p> <p>a pair of second insulation films having respective inner side surfaces in contact with side surfaces of said gate electrode and respective outer side surfaces out of contact with said side surfaces of said gate electrode, with said gate electrode disposed between said pair of second insulation films;</p> <p>a pair of third insulation films formed on said main surface of said semiconductor layer, with said first insulation film therebetween, and having respective inner side surfaces in contact with said outer side surfaces of said second insulation films and respective outer side surfaces out of contact with said outer side surfaces of said second insulation films, with said gate electrode and said second insulation films disposed between said pair of third insulation films;</p> <p><i>Matsumoto 135</i> discloses the following at claim 11:</p> <p>said first semiconductor element further includes a first sidewall formed on a side surface of said first gate electrode; and</p> <p>said second semiconductor element further includes</p> <ul style="list-style-type: none"><li>a first insulation film formed on a side surface of said second gate electrode, and</li><li>a second sidewall formed on said side surface of said second gate electrode, with said first insulation film therebetween.</li></ul> <p><i>Matsumoto 135</i> discloses the following at claim 13:</p> <p>a semiconductor element including (a) a gate electrode formed on a main surface of said substrate, with a gate insulation film therebetween, and extending in a</p>

**EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135***

<b><u>U.S. Patent No. 8,587,076</u></b>	<b><u>Exemplary Disclosures Relevant to <i>Matsumoto 135</i></u></b>
	<p>predetermined direction, (b) a first sidewall formed on a side surface of said gate electrode,</p> <p><i>Matsumoto 135</i> discloses the following at claim 14:</p> <p>The semiconductor device according to claim 13, further comprising</p> <p>a second sidewall formed on said side surface of said gate electrode, with said first sidewall therebetween.</p> <p><i>Matsumoto 135</i> discloses the following at ¶ 34:</p> <p>Preferably, in the semiconductor device, the first semiconductor element further includes a first sidewall formed on a side surface of the first gate electrode. The second semiconductor element further includes a first insulation film formed on a side surface of the second gate electrode, and a second sidewall formed on the side surface of the second gate electrode, with the first insulation film therebetween.</p> <p><i>Matsumoto 135</i> discloses the following at ¶ 38:</p> <p>The semiconductor element includes (a) a gate electrode formed on a main surface of the substrate, with a gate insulation film therebetween, and extending in a predetermined direction, (b) a first sidewall formed on a side surface of the gate electrode, ....</p> <p><i>Matsumoto 135</i> discloses the following at ¶ 40:</p> <p>Preferably, the semiconductor device further includes a second sidewall formed on the side surface of the gate electrode, with the first sidewall therebetween.</p> <p><i>Matsumoto 135</i> discloses the following at ¶ 64:</p>

**EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135***

<u>U.S. Patent No. 8,587,076</u>	<u>Exemplary Disclosures Relevant to <i>Matsumoto 135</i></u>
	<p>The step (d) is to form a first sidewall on a side surface of the first gate electrode, and a second sidewall on the side surface of the second gate electrode, with the first insulation film therebetween.</p> <p><i>Matsumoto 135</i> discloses the following at ¶¶ 103-104:</p> <p>A silicon nitride film 9 is formed on each side surface of the gate electrode 7, with a silicon oxide film 8 therebetween. The silicon oxide film 8 and the silicon nitride film 9 are formed on the silicon oxide film 6. The width W1 of the silicon oxide film 8 in a direction of the gate length (or in the lateral direction as viewed in the drawing) is greater than the thickness T1 of the silicon oxide film 6.</p> <p>Side surfaces of the silicon oxide films 8 which are in contact with the side surfaces of the gate electrode 7 are herein defined as “inner side surfaces,” and side surfaces thereof which are out of contact with the side surfaces of the gate electrodes 7 are defined as “outer side surfaces.” Side surfaces of the silicon nitride films 9 which are in contact with the outer side surfaces of the silicon oxide films 8 are herein defined as “inner side surfaces,” and side surfaces thereof which are out of contact with the outer side surfaces of the silicon oxide films 8 are defined as “outer side surfaces.”</p> <p><i>Matsumoto 135</i> discloses the following at ¶¶ 109-110:</p> <p>Next, referring to FIG. 5, a silicon oxide film 16 is formed on the entire top surface of the resultant structure by a CVD process or a thermal oxidation process. An HTO film, an LTO film, a TEOS film or a plasma oxide film may be formed in place of the silicon oxide film 16.</p> <p>Referring to FIG. 6, the silicon oxide film 16 is etched by an anisotropic dry etching process which exhibits a higher etch rate in the direction of depth of the SOI substrate 4. This forms silicon oxide films 8a and 8b on the side surfaces of the gate electrodes 7a and 7b. In this process, etching may be stopped before the upper surface of the</p>

**EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135***

<u>U.S. Patent No. 8,587,076</u>	<u>Exemplary Disclosures Relevant to <i>Matsumoto 135</i></u>
	<p>silicon oxide film 13 and the upper surfaces of the gate electrodes 7a and 7b are exposed, so that the silicon oxide film 16 is left thin on the upper surface of the silicon oxide film 13 and the upper surfaces of the gate electrodes 7a and 7b.</p> <p><i>Matsumoto 135</i> discloses the following at ¶ 114:</p> <p>Referring to FIG. 9, after the photoresist 19 is removed, a silicon nitride film 21 is formed on the entire top surface of the resultant structure by a CVD process. With reference to FIG. 10, an anisotropic dry etching process which exhibits a higher etch rate in the direction of depth of the SOI substrate 4 is performed to etch the silicon nitride film 21 and the silicon oxide film 13 in the order named until the upper surface of the silicon layer 3 is exposed. This forms silicon nitride films 9a and 9b serving as sidewall insulation films on the outer side surfaces of the silicon oxide films 8a and 8b. The silicon nitride films 9a and 9b are formed on the silicon oxide films 6a and 6b.</p> <p><i>Matsumoto 135</i> discloses the following at ¶¶ 137-141:</p> <p>Referring first to FIG. 18, the gate electrode 7 is formed by the process described in the first preferred embodiment, and thereafter the silicon oxide film 16 is formed on the entire top surface of the resultant structure by a CVD process.</p> <p>Referring to FIG. 19, the silicon oxide film 16 is etched by an anisotropic dry etching process which exhibits a higher etch rate in the direction of depth of the SOI substrate 4. This forms the silicon oxide films 8 on the side surfaces of the gate electrode 7. The anisotropic dry etching process for formation of the silicon oxide films 8 is continued to overetch the upper surface of the silicon layer 3 exposed by the etching of the silicon oxide film 16. The etching causes damages to create defects in the upper surface of the silicon layer 3.</p> <p>With reference to FIG. 20, the extensions 11 are formed in the upper surface of the silicon layer 3 by an ion implantation process. Referring to FIG. 21, a silicon oxide film</p>

**EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135***

<u>U.S. Patent No. 8,587,076</u>	<u>Exemplary Disclosures Relevant to <i>Matsumoto 135</i></u>
	<p>and a silicon nitride film are formed in the order named on the entire top surface of the resultant structure by a CVD process. Next, an anisotropic dry etching process which exhibits a higher etch rate in the direction of depth of the SOI substrate 4 is performed to etch the silicon oxide film and the silicon nitride film until the upper surface of the silicon layer 3 is exposed. This forms silicon oxide films 40 and the silicon nitride films 9 on the outer side surfaces of the silicon oxide films 8. Referring to FIG. 22, the source/drain regions 10 are formed in the silicon layer 3 by an ion implantation process.</p> <p>In the method of manufacturing the semiconductor device according to the fourth preferred embodiment, as discussed above, the etching process for the formation of the silicon oxide films 8 etches the upper surface of the silicon layer 3 as well to create defects in the upper surface of the silicon layer 3. As a result, the defects act as lifetime killers for the parasitic bipolar transistor to reduce the gain of the parasitic bipolar transistor. The technique of the fourth preferred embodiment is applicable to any one of the first to third preferred embodiments.</p> <p>FIG. 23 is a sectional view showing a first modification of the method of manufacturing the semiconductor device according to the fourth preferred embodiment. The silicon nitride films 9 shown in FIG. 21 are formed on the upper surface of the silicon layer 3, with the silicon oxide films 40 therebetween. In the first modification of the fourth preferred embodiment, on the other hand, the silicon nitride films 9 are formed directly on the upper surface of the silicon layer 3. The technique of the first modification of the fourth preferred embodiment is applicable to any one of the first to fourth preferred embodiments.</p> <p><i>Matsumoto 135</i> discloses the following at ¶ 143:</p> <p>FIG. 24 is a sectional view showing a second modification of the method of manufacturing the semiconductor device according to the fourth preferred embodiment. The anisotropic dry etching process for the formation of the silicon nitride films 9 in the technique shown in FIGS. 22 and 23 is stopped when the upper surface of the silicon</p>



EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135*

U.S. Patent No. 8,587,076	Exemplary Disclosures Relevant to <i>Matsumoto 135</i>
	<p style="text-align: center;">FIG. 2</p> <p style="text-align: center;">FIG. 5</p>

EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135*

FIG. 6




FIG. 9




EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135*

U.S. Patent No. 8,587,076	Exemplary Disclosures Relevant to <i>Matsumoto 135</i>
	<p style="text-align: center;">FIG. 10</p> <p style="text-align: center;">FIG. 13</p>

EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135*


<u>U.S. Patent No. 8,587,076</u>	<u>Exemplary Disclosures Relevant to <i>Matsumoto 135</i></u>
	<p data-bbox="871 284 1039 316">FIG. 19</p>  <p>The diagram shows a cross-section of a device. At the bottom is a substrate (1). Above it is a layer (2). On top of layer 2 are two side blocks (5) and a central raised structure. The central structure has a top layer (6) and a middle layer (7). The top layer (6) has two vertical features (8) on its sides. Brackets on the right indicate that the side blocks (5) and the central structure (6, 7, 8) together form region 3, and the entire assembly (2, 3) forms region 4.</p>

EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135*

FIG. 20




FIG. 21




EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135*


U.S. Patent No. 8,587,076	Exemplary Disclosures Relevant to <i>Matsumoto 135</i>
	<p style="text-align: center;">FIG. 22</p>  <p>The diagram, labeled FIG. 22, shows a cross-sectional view of a multi-layered structure. At the bottom is a substrate (1) with a central opening (12). Above the substrate is a layer (2) with a central opening (11). Above layer 2 is a layer (3) with a central opening (10). Above layer 3 is a layer (4) with a central opening (9). Above layer 4 is a layer (5) with a central opening (8). Above layer 5 is a layer (6) with a central opening (7). Above layer 6 is a layer (8) with a central opening (6). Above layer 8 is a layer (9) with a central opening (5). Above layer 9 is a layer (10) with a central opening (4). Above layer 10 is a layer (11) with a central opening (3). Above layer 11 is a layer (12) with a central opening (2). Above layer 12 is a layer (13) with a central opening (1). The central opening (1) is the largest and is located at the top of the structure. The central opening (12) is the smallest and is located at the bottom of the structure. The layers are labeled with numbers 1 through 12, and the central openings are labeled with numbers 1 through 12. The layers are shown with different hatching patterns: layer 1 is white, layer 2 is diagonal lines, layer 3 is horizontal lines, layer 4 is vertical lines, layer 5 is diagonal lines, layer 6 is horizontal lines, layer 7 is vertical lines, layer 8 is diagonal lines, layer 9 is horizontal lines, layer 10 is vertical lines, layer 11 is diagonal lines, and layer 12 is horizontal lines. The central opening (1) is the largest and is located at the top of the structure. The central opening (12) is the smallest and is located at the bottom of the structure. The layers are labeled with numbers 1 through 12, and the central openings are labeled with numbers 1 through 12.</p>



EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135*

U.S. Patent No. 8,587,076	Exemplary Disclosures Relevant to <i>Matsumoto 135</i>
	<p style="text-align: center;">FIG. 25</p> <p style="text-align: center;">FIG. 26</p>

**EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135***

<u>U.S. Patent No. 8,587,076</u>	<u>Exemplary Disclosures Relevant to <i>Matsumoto 135</i></u>
<p>[1D] wherein a width of the gate insulating film along a gate length is larger than a width of the gate electrode along the gate length, and</p>	<p><i>Matsumoto 135</i>, alone or in combination with one or more references, discloses or suggests a width of the gate insulating film along a gate length is larger than a width of the gate electrode along the gate length.</p> <p>For example:</p> <p><i>See</i> limitation [1C], <i>supra</i>.</p> <p><i>Matsumoto 135</i> discloses the following at ¶ 103:</p> <p style="padding-left: 40px;">A MOSFET is formed in a device region defined by the isolating insulation film 5 in a manner to be specifically described below. A silicon oxide film 6 is formed partially on the upper surface of the silicon layer 3. A gate electrode 7 made of polysilicon is formed partially on the silicon oxide film 6. A portion of the silicon oxide film 6 which lies under the gate electrode 7 functions as a gate insulation film. A silicon nitride film 9 is formed on each side surface of the gate electrode 7, with a silicon oxide film 8 therebetween. The silicon oxide film 8 and the silicon nitride film 9 are formed on the silicon oxide film 6.</p> <p><i>Matsumoto 135</i> discloses the following at ¶¶ 107-108:</p> <p style="padding-left: 40px;">FIGS. 3 through 12 are sectional views showing a method of manufacturing the semiconductor device shown in FIG. 2 in a step-by-step manner. Referring first to FIG. 3, the SOI substrate 4 is prepared, and then the isolating insulation film 5 are formed in the silicon layer 3. Next, a silicon oxide film 13 is formed entirely on the upper surface of the silicon layer 3 and the upper surface of the isolating insulation film 5 by a CVD process or a thermal oxidation process. A silicon oxynitride film, a metal oxide film such as Al<sub>2</sub>O<sub>3</sub> or a ferroelectric film such as Ta<sub>2</sub>O<sub>5</sub> and BST may be formed in place of the silicon oxide film 13. Next, a polysilicon film 14 having a thickness of about 100 nm to about 400 nm is formed entirely on the upper surface of the silicon oxide film 13 by an LPCVD process. The polysilicon film 14 may be doped with an impurity such as</p>

**EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135***

<u>U.S. Patent No. 8,587,076</u>	<u>Exemplary Disclosures Relevant to <i>Matsumoto 135</i></u>
	<p>P and B. A metal film such as W, Ta and Al may be formed in place of the polysilicon film 14. Next, photoresists 15a and 15b are formed partially on the upper surface of the polysilicon film 14 by a photolithographic process. The photoresists 15a and 15b are formed over regions in which respective gate electrodes 7a and 7b are to be formed.</p> <p>With reference to FIG. 4, using the photoresists 15a and 15b as an etch mask, an anisotropic dry etching process, such as RIE (Reactive Ion Etching) or ECR (Electron Cyclotron Resonance), which exhibits a higher etch rate in a direction of depth of the SOI substrate 4 is performed to etch the polysilicon film 14. This leaves unetched portions of the polysilicon film 14 which lie under the photoresists 15a and 15b to form the gate electrodes 7a and 7b. This anisotropic dry etching process slightly etches the upper surface of the silicon oxide film 13. Thereafter, the photoresists 15a and 15b are removed. The gate electrodes 7a and 7b may be formed by another technique of forming an insulation film on the upper surface of the polysilicon film 14, patterning the insulation film by a photolithographic process and an etching process, and anisotropically etching the polysilicon film 14 using the patterned insulation film as a hard mask.</p> <p><i>Matsumoto 135</i> discloses the following at ¶¶ 137-140:</p> <p>Referring first to FIG. 18, the gate electrode 7 is formed by the process described in the first preferred embodiment, and thereafter the silicon oxide film 16 is formed on the entire top surface of the resultant structure by a CVD process.</p> <p>Referring to FIG. 19, the silicon oxide film 16 is etched by an anisotropic dry etching process which exhibits a higher etch rate in the direction of depth of the SOI substrate 4. This forms the silicon oxide films 8 on the side surfaces of the gate electrode 7. The anisotropic dry etching process for formation of the silicon oxide films 8 is continued to overetch the upper surface of the silicon layer 3 exposed by the etching of the silicon</p>

**EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135***

<u>U.S. Patent No. 8,587,076</u>	<u>Exemplary Disclosures Relevant to <i>Matsumoto 135</i></u>
	<p>oxide film 16. The etching causes damages to create defects in the upper surface of the silicon layer 3.</p> <p>With reference to FIG. 20, the extensions 11 are formed in the upper surface of the silicon layer 3 by an ion implantation process. Referring to FIG. 21, a silicon oxide film and a silicon nitride film are formed in the order named on the entire top surface of the resultant structure by a CVD process. Next, an anisotropic dry etching process which exhibits a higher etch rate in the direction of depth of the SOI substrate 4 is performed to etch the silicon oxide film and the silicon nitride film until the upper surface of the silicon layer 3 is exposed. This forms silicon oxide films 40 and the silicon nitride films 9 on the outer side surfaces of the silicon oxide films 8. Referring to FIG. 22, the source/drain regions 10 are formed in the silicon layer 3 by an ion implantation process.</p> <p>In the method of manufacturing the semiconductor device according to the fourth preferred embodiment, as discussed above, the etching process for the formation of the silicon oxide films 8 etches the upper surface of the silicon layer 3 as well to create defects in the upper surface of the silicon layer 3.</p>
<p>[1E] an end of the gate insulating film under the insulating sidewall is retracted from an outer end of the insulating sidewall toward the gate electrode.</p>	<p><i>Matsumoto 135</i>, alone or in combination with one or more references, discloses or suggests an end of the gate insulating film under the insulating sidewall is retracted from an outer end of the insulating sidewall toward the gate electrode.</p> <p>For example, <i>Matsumoto 135</i> discloses the following at ¶¶ 137-141:</p> <p>Referring first to FIG. 18, the gate electrode 7 is formed by the process described in the first preferred embodiment, and thereafter the silicon oxide film 16 is formed on the entire top surface of the resultant structure by a CVD process.</p> <p>Referring to FIG. 19, the silicon oxide film 16 is etched by an anisotropic dry etching process which exhibits a higher etch rate in the direction of depth of the SOI substrate 4. This forms the silicon oxide films 8 on the side surfaces of the gate electrode 7. The</p>

**EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135***

<u>U.S. Patent No. 8,587,076</u>	<u>Exemplary Disclosures Relevant to <i>Matsumoto 135</i></u>
	<p>anisotropic dry etching process for formation of the silicon oxide films 8 is continued to overetch the upper surface of the silicon layer 3 exposed by the etching of the silicon oxide film 16. The etching causes damages to create defects in the upper surface of the silicon layer 3.</p> <p>With reference to FIG. 20, the extensions 11 are formed in the upper surface of the silicon layer 3 by an ion implantation process. Referring to FIG. 21, a silicon oxide film and a silicon nitride film are formed in the order named on the entire top surface of the resultant structure by a CVD process. Next, an anisotropic dry etching process which exhibits a higher etch rate in the direction of depth of the SOI substrate 4 is performed to etch the silicon oxide film and the silicon nitride film until the upper surface of the silicon layer 3 is exposed. This forms silicon oxide films 40 and the silicon nitride films 9 on the outer side surfaces of the silicon oxide films 8. Referring to FIG. 22, the source/drain regions 10 are formed in the silicon layer 3 by an ion implantation process.</p> <p>In the method of manufacturing the semiconductor device according to the fourth preferred embodiment, as discussed above, the etching process for the formation of the silicon oxide films 8 etches the upper surface of the silicon layer 3 as well to create defects in the upper surface of the silicon layer 3. As a result, the defects act as lifetime killers for the parasitic bipolar transistor to reduce the gain of the parasitic bipolar transistor. The technique of the fourth preferred embodiment is applicable to any one of the first to third preferred embodiments.</p> <p>FIG. 23 is a sectional view showing a first modification of the method of manufacturing the semiconductor device according to the fourth preferred embodiment. The silicon nitride films 9 shown in FIG. 21 are formed on the upper surface of the silicon layer 3, with the silicon oxide films 40 therebetween. In the first modification of the fourth preferred embodiment, on the other hand, the silicon nitride films 9 are formed directly on the upper surface of the silicon layer 3. The technique of the first modification of</p>

**EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135***

<b><u>U.S. Patent No. 8,587,076</u></b>	<b><u>Exemplary Disclosures Relevant to <i>Matsumoto 135</i></u></b>
	<p>the fourth preferred embodiment is applicable to any one of the first to fourth preferred embodiments.</p> <p><i>Matsumoto 135</i> discloses the following at ¶ 143:</p> <p>FIG. 24 is a sectional view showing a second modification of the method of manufacturing the semiconductor device according to the fourth preferred embodiment. The anisotropic dry etching process for the formation of the silicon nitride films 9 in the technique shown in FIGS. 22 and 23 is stopped when the upper surface of the silicon layer 3 is exposed. In the second modification of the fourth preferred embodiment, on the other hand, the anisotropic dry etching process for the formation of the silicon nitride films 9 overetches the upper surface of the silicon layer 3 as well. The technique of the second modification of the fourth preferred embodiment is applicable to any one of the first to fourth preferred embodiments and the first modification of the fourth preferred embodiment.</p> <p><i>Matsumoto 135</i> discloses the following at Figures 19-26:</p>

EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135*


U.S. Patent No. 8,587,076	Exemplary Disclosures Relevant to <i>Matsumoto 135</i>
	<p data-bbox="835 284 1024 316">FIG. 19</p>  <p>The diagram shows a cross-section of a device. At the bottom is a substrate (1). Above it is a layer (2). On top of layer 2 are two side blocks (5) and a central raised structure (3). The central structure (3) has a top surface (6) and a central opening (7) with side walls (8). Brackets on the right side group the substrate (1) and layer (2) as '4', and the side blocks (5) and central structure (3) as '3'.</p>

EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135*

FIG. 20




FIG. 21






EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135*

U.S. Patent No. 8,587,076	Exemplary Disclosures Relevant to <i>Matsumoto 135</i>
	<p style="text-align: center;">FIG. 24</p> <p style="text-align: center;">FIG. 25</p>



**EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135***

<u><b>U.S. Patent No. 8,587,076</b></u>	<u><b>Exemplary Disclosures Relevant to <i>Matsumoto 135</i></b></u>
<b>Claim 3</b>	
<p>3. The semiconductor device of claim 1, wherein the gate insulating film is formed of a Hf based oxide.</p>	<p><i>Matsumoto 135</i>, alone or in combination with one or more references, discloses or suggests the semiconductor device of claim 1. <i>See</i> claim 1, <i>supra</i>.</p> <p><i>Matsumoto 135</i>, alone or in combination with one or more references, discloses or suggests the gate insulating film is formed of a Hf based oxide.</p>
<b>Claim 6</b>	
<p>6. The semiconductor device of claim 1, wherein a part of the gate insulating film located under the insulating sidewall has a thickness of 2 nm or less.</p>	<p><i>Matsumoto 135</i>, alone or in combination with one or more references, discloses or suggests the semiconductor device of claim 1. <i>See</i> claim 1, <i>supra</i>.</p> <p><i>Matsumoto 135</i>, alone or in combination with one or more references, discloses or suggests a part of the gate insulating film located under the insulating sidewall has a thickness of 2 nm or less.</p>
<b>Claim 7</b>	
<p>7. The semiconductor device of claim 1, wherein an end of the gate insulating film protrudes from a side end of the gate electrode toward the insulating sidewall.</p>	<p><i>Matsumoto 135</i>, alone or in combination with one or more references, discloses or suggests the semiconductor device of claim 1. <i>See</i> claim 1, <i>supra</i>.</p> <p><i>Matsumoto 135</i>, alone or in combination with one or more references, discloses or suggests an end of the gate insulating film protrudes from a side end of the gate electrode toward the insulating sidewall.</p> <p>For example, <i>Matsumoto 135</i> discloses the following at ¶¶ 137-141:</p> <p style="padding-left: 40px;">Referring first to FIG. 18, the gate electrode 7 is formed by the process described in the first preferred embodiment, and thereafter the silicon oxide film 16 is formed on the entire top surface of the resultant structure by a CVD process.</p> <p style="padding-left: 40px;">Referring to FIG. 19, the silicon oxide film 16 is etched by an anisotropic dry etching process which exhibits a higher etch rate in the direction of depth of the SOI substrate</p>

**EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135***

<u>U.S. Patent No. 8,587,076</u>	<u>Exemplary Disclosures Relevant to <i>Matsumoto 135</i></u>
	<p>4. This forms the silicon oxide films 8 on the side surfaces of the gate electrode 7. The anisotropic dry etching process for formation of the silicon oxide films 8 is continued to overetch the upper surface of the silicon layer 3 exposed by the etching of the silicon oxide film 16. The etching causes damages to create defects in the upper surface of the silicon layer 3.</p> <p>With reference to FIG. 20, the extensions 11 are formed in the upper surface of the silicon layer 3 by an ion implantation process. Referring to FIG. 21, a silicon oxide film and a silicon nitride film are formed in the order named on the entire top surface of the resultant structure by a CVD process. Next, an anisotropic dry etching process which exhibits a higher etch rate in the direction of depth of the SOI substrate 4 is performed to etch the silicon oxide film and the silicon nitride film until the upper surface of the silicon layer 3 is exposed. This forms silicon oxide films 40 and the silicon nitride films 9 on the outer side surfaces of the silicon oxide films 8. Referring to FIG. 22, the source/drain regions 10 are formed in the silicon layer 3 by an ion implantation process.</p> <p>In the method of manufacturing the semiconductor device according to the fourth preferred embodiment, as discussed above, the etching process for the formation of the silicon oxide films 8 etches the upper surface of the silicon layer 3 as well to create defects in the upper surface of the silicon layer 3. As a result, the defects act as lifetime killers for the parasitic bipolar transistor to reduce the gain of the parasitic bipolar transistor. The technique of the fourth preferred embodiment is applicable to any one of the first to third preferred embodiments.</p> <p>FIG. 23 is a sectional view showing a first modification of the method of manufacturing the semiconductor device according to the fourth preferred embodiment. The silicon nitride films 9 shown in FIG. 21 are formed on the upper surface of the silicon layer 3, with the silicon oxide films 40 therebetween. In the first modification of the fourth preferred embodiment, on the other hand, the silicon nitride films 9 are formed directly on the upper surface of the silicon layer 3. The technique of the first modification of</p>

**EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135***

<u>U.S. Patent No. 8,587,076</u>	<u>Exemplary Disclosures Relevant to <i>Matsumoto 135</i></u>
	<p>the fourth preferred embodiment is applicable to any one of the first to fourth preferred embodiments.</p> <p><i>Matsumoto 135</i> discloses the following at ¶ 143:</p> <p>FIG. 24 is a sectional view showing a second modification of the method of manufacturing the semiconductor device according to the fourth preferred embodiment. The anisotropic dry etching process for the formation of the silicon nitride films 9 in the technique shown in FIGS. 22 and 23 is stopped when the upper surface of the silicon layer 3 is exposed. In the second modification of the fourth preferred embodiment, on the other hand, the anisotropic dry etching process for the formation of the silicon nitride films 9 overetches the upper surface of the silicon layer 3 as well. The technique of the second modification of the fourth preferred embodiment is applicable to any one of the first to fourth preferred embodiments and the first modification of the fourth preferred embodiment.</p> <p><i>Matsumoto 135</i> discloses the following at Figures 19-26:</p>

EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135*


<u>U.S. Patent No. 8,587,076</u>	<u>Exemplary Disclosures Relevant to <i>Matsumoto 135</i></u>
	<p style="text-align: center;">F I G . 1 9</p>  <p>The diagram, labeled FIG. 19, shows a cross-sectional view of a device. It consists of several layers and components. At the bottom is a substrate (1). Above it is a thick layer (2) with diagonal hatching. On top of layer 2 are two side blocks (5) with diagonal hatching. In the center, there is a raised structure (6) with a central opening (7) and side walls (8). Brackets on the right side indicate that layer 2 and the side blocks 5 together form a region (4), and the side blocks 5 and the central structure 6 together form a region (3).</p>

EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135*

FIG. 20




FIG. 21




EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135*

FIG. 22




FIG. 23




EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135*




U.S. Patent No. 8,587,076	Exemplary Disclosures Relevant to <i>Matsumoto 135</i>
	<p data-bbox="926 272 1104 302">FIG. 24</p>  <p data-bbox="953 797 1119 826">FIG. 25</p> 

EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135*

U.S. Patent No. 8,587,076	Exemplary Disclosures Relevant to <i>Matsumoto 135</i>
	<p style="text-align: center;">F I G . 2 6</p>  <p style="text-align: center;"><i>See also limitations 1[C] and 1[D], supra.</i></p>
<b>Claim 8</b>	
<p>8. The semiconductor device of claim 1, wherein the insulating sidewall has a double layer structure including an oxide film and a nitride film.</p>	<p><i>Matsumoto 135</i>, alone or in combination with one or more references, discloses or suggests the semiconductor device of claim 1. <i>See claim 1, supra.</i></p> <p><i>Matsumoto 135</i>, alone or in combination with one or more references, discloses or suggests the insulating sidewall has a double layer structure including an oxide film and a nitride film.</p> <p>For example, <i>see limitation [1C], supra.</i></p> <p><i>Matsumoto 135</i> discloses the following at Abstract:</p> <p style="padding-left: 40px;">A silicon nitride film (9) is formed on each side surface of the gate electrode (7), with a silicon oxide film (8) therebetween. The silicon oxide film (8) and the silicon nitride</p>

**EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135***

U.S. Patent No. 8,587,076	Exemplary Disclosures Relevant to <i>Matsumoto 135</i>
	<p>film (9) are formed on the silicon oxide film (6). The width (W1) of the silicon oxide film (8) in a direction of the gate length is greater than the thickness (T1) of the silicon oxide film (6).</p> <p><i>Matsumoto 135</i> discloses the following at ¶¶ 103-104:</p> <p>A silicon nitride film 9 is formed on each side surface of the gate electrode 7, with a silicon oxide film 8 therebetween. The silicon oxide film 8 and the silicon nitride film 9 are formed on the silicon oxide film 6. The width W1 of the silicon oxide film 8 in a direction of the gate length (or in the lateral direction as viewed in the drawing) is greater than the thickness T1 of the silicon oxide film 6.</p> <p>Side surfaces of the silicon oxide films 8 which are in contact with the side surfaces of the gate electrode 7 are herein defined as “inner side surfaces,” and side surfaces thereof which are out of contact with the side surfaces of the gate electrodes 7 are defined as “outer side surfaces.” Side surfaces of the silicon nitride films 9 which are in contact with the outer side surfaces of the silicon oxide films 8 are herein defined as “inner side surfaces,” and side surfaces thereof which are out of contact with the outer side surfaces of the silicon oxide films 8 are defined as “outer side surfaces.”</p> <p><i>Matsumoto 135</i> discloses the following at ¶¶ 109-110:</p> <p>Next, referring to FIG. 5, a silicon oxide film 16 is formed on the entire top surface of the resultant structure by a CVD process or a thermal oxidation process. An HTO film, an LTO film, a TEOS film or a plasma oxide film may be formed in place of the silicon oxide film 16.</p> <p>Referring to FIG. 6, the silicon oxide film 16 is etched by an anisotropic dry etching process which exhibits a higher etch rate in the direction of depth of the SOI substrate 4. This forms silicon oxide films 8a and 8b on the side surfaces of the gate electrodes 7a and 7b. In this process, etching may be stopped before the upper surface of the silicon oxide film 13 and the upper surfaces of the gate electrodes 7a and 7b are</p>

**EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135***

<u>U.S. Patent No. 8,587,076</u>	<u>Exemplary Disclosures Relevant to <i>Matsumoto 135</i></u>
	<p>exposed, so that the silicon oxide film 16 is left thin on the upper surface of the silicon oxide film 13 and the upper surfaces of the gate electrodes 7a and 7b.</p> <p><i>Matsumoto 135</i> discloses the following at ¶ 114:</p> <p>Referring to FIG. 9, after the photoresist 19 is removed, a silicon nitride film 21 is formed on the entire top surface of the resultant structure by a CVD process. With reference to FIG. 10, an anisotropic dry etching process which exhibits a higher etch rate in the direction of depth of the SOI substrate 4 is performed to etch the silicon nitride film 21 and the silicon oxide film 13 in the order named until the upper surface of the silicon layer 3 is exposed. This forms silicon nitride films 9a and 9b serving as sidewall insulation films on the outer side surfaces of the silicon oxide films 8a and 8b. The silicon nitride films 9a and 9b are formed on the silicon oxide films 6a and 6b.</p> <p><i>Matsumoto 135</i> discloses the following at ¶¶ 137-141:</p> <p>Referring first to FIG. 18, the gate electrode 7 is formed by the process described in the first preferred embodiment, and thereafter the silicon oxide film 16 is formed on the entire top surface of the resultant structure by a CVD process.</p> <p>Referring to FIG. 19, the silicon oxide film 16 is etched by an anisotropic dry etching process which exhibits a higher etch rate in the direction of depth of the SOI substrate 4. This forms the silicon oxide films 8 on the side surfaces of the gate electrode 7. The anisotropic dry etching process for formation of the silicon oxide films 8 is continued to overetch the upper surface of the silicon layer 3 exposed by the etching of the silicon oxide film 16. The etching causes damages to create defects in the upper surface of the silicon layer 3.</p> <p>With reference to FIG. 20, the extensions 11 are formed in the upper surface of the silicon layer 3 by an ion implantation process. Referring to FIG. 21, a silicon oxide film and a silicon nitride film are formed in the order named on the entire top surface of the resultant structure by a CVD process. Next, an anisotropic dry etching process which</p>

**EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135***

<b><u>U.S. Patent No. 8,587,076</u></b>	<b><u>Exemplary Disclosures Relevant to <i>Matsumoto 135</i></u></b>
	<p>exhibits a higher etch rate in the direction of depth of the SOI substrate 4 is performed to etch the silicon oxide film and the silicon nitride film until the upper surface of the silicon layer 3 is exposed. This forms silicon oxide films 40 and the silicon nitride films 9 on the outer side surfaces of the silicon oxide films 8. Referring to FIG. 22, the source/drain regions 10 are formed in the silicon layer 3 by an ion implantation process.</p> <p>In the method of manufacturing the semiconductor device according to the fourth preferred embodiment, as discussed above, the etching process for the formation of the silicon oxide films 8 etches the upper surface of the silicon layer 3 as well to create defects in the upper surface of the silicon layer 3. As a result, the defects act as lifetime killers for the parasitic bipolar transistor to reduce the gain of the parasitic bipolar transistor. The technique of the fourth preferred embodiment is applicable to any one of the first to third preferred embodiments.</p> <p>FIG. 23 is a sectional view showing a first modification of the method of manufacturing the semiconductor device according to the fourth preferred embodiment. The silicon nitride films 9 shown in FIG. 21 are formed on the upper surface of the silicon layer 3, with the silicon oxide films 40 therebetween. In the first modification of the fourth preferred embodiment, on the other hand, the silicon nitride films 9 are formed directly on the upper surface of the silicon layer 3. The technique of the first modification of the fourth preferred embodiment is applicable to any one of the first to fourth preferred embodiments.</p> <p><i>Matsumoto 135</i> discloses the following at ¶ 143:</p> <p>FIG. 24 is a sectional view showing a second modification of the method of manufacturing the semiconductor device according to the fourth preferred embodiment. The anisotropic dry etching process for the formation of the silicon nitride films 9 in the technique shown in FIGS. 22 and 23 is stopped when the upper surface of the silicon layer 3 is exposed. In the second modification of the fourth preferred embodiment, on the other hand, the anisotropic dry etching process for the formation of the silicon nitride films 9 overetches the upper surface of the silicon layer 3 as well. The technique</p>

**EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135***

<u>U.S. Patent No. 8,587,076</u>	<u>Exemplary Disclosures Relevant to <i>Matsumoto 135</i></u>
	<p>of the second modification of the fourth preferred embodiment is applicable to any one of the first to fourth preferred embodiments and the first modification of the fourth preferred embodiment.</p> <p><i>Matsumoto 135</i> discloses the following at Figures 21-26:</p>

EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135*

FIG. 21




FIG. 22




EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135*

FIG. 23




FIG. 24




EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135*

U.S. Patent No. 8,587,076	Exemplary Disclosures Relevant to <i>Matsumoto 135</i>
	<p style="text-align: center;">FIG. 25</p> <p style="text-align: center;">FIG. 26</p>

**EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135***

<u><b>U.S. Patent No. 8,587,076</b></u>	<u><b>Exemplary Disclosures Relevant to <i>Matsumoto 135</i></b></u>
<b>Claim 10</b>	
<p>10. The semiconductor device of claim 1, wherein a width of a bottom surface of the gate insulating film along a gate length is larger than a width of a bottom surface of the gate electrode along the gate length.</p>	<p><i>Matsumoto 135</i>, alone or in combination with one or more references, discloses or suggests the semiconductor device of claim 1. <i>See claim 1, supra.</i></p> <p><i>Matsumoto 135</i>, alone or in combination with one or more references, discloses or suggests a width of a bottom surface of the gate insulating film along a gate length is larger than a width of a bottom surface of the gate electrode along the gate length.</p> <p><i>See limitation [1D], supra.</i></p>
<b>Claim 11</b>	
<p>11. The semiconductor device of claim 1, wherein the end of the gate insulating film located under the insulating sidewall has a tapered surface.</p>	<p><i>Matsumoto 135</i>, alone or in combination with one or more references, discloses or suggests the semiconductor device of claim 1. <i>See claim 1, supra.</i></p> <p><i>Matsumoto 135</i>, alone or in combination with one or more references, discloses or suggests the end of the gate insulating film located under the insulating sidewall has a tapered surface.</p>
<b>Claim 12</b>	
<p>12. The semiconductor device of claim 1, wherein the gate insulating film located under the insulating sidewall has a thickness which becomes smaller toward the end thereof.</p>	<p><i>Matsumoto 135</i>, alone or in combination with one or more references, discloses or suggests the semiconductor device of claim 1. <i>See claim 1, supra.</i></p> <p><i>Matsumoto 135</i>, alone or in combination with one or more references, discloses or suggests the gate insulating film located under the insulating sidewall has a thickness which becomes smaller toward the end thereof.</p>
<b>Claim 13</b>	

**EXHIBIT 076-03: Invalidity of U.S. Patent No. 8,587,076 (the '076 Patent) Based on *Matsumoto 135***

<b><u>U.S. Patent No. 8,587,076</u></b>	<b><u>Exemplary Disclosures Relevant to <i>Matsumoto 135</i></u></b>
<p>13. The semiconductor device of claim 1, wherein the width of the gate insulating film along a gate length is larger than a width of part of the gate electrode in a middle position in height along the gate length.</p>	<p><i>Matsumoto 135</i>, alone or in combination with one or more references, discloses or suggests the semiconductor device of claim 1. <i>See</i> claim 1, <i>supra</i>.</p> <p><i>Matsumoto 135</i>, alone or in combination with one or more references, discloses or suggests the width of the gate insulating film along a gate length is larger than a width of part of the gate electrode in a middle position in height along the gate length.</p> <p>For example, <i>see</i> limitation [1D], <i>supra</i>.</p>