

Dual Work Function Metal Gate CMOS Transistors by Ni–Ti Interdiffusion

Igor Polishchuk, *Student Member, IEEE*, Pushkar Ranade, *Student Member, IEEE*, Tsu-Jae King, *Senior Member, IEEE*, and Chenming Hu, *Fellow, IEEE*

Abstract—In this letter, we present dual work function metal gate complementary metal-oxide semiconductor (CMOS) transistors with thin SiO₂ gate dielectric fabricated through the interdiffusion of nickel and titanium. The threshold voltage of the n-MOS devices is determined solely by Ti, while the threshold voltage of the p-MOS devices is determined by the Ni-rich alloy of Ti and Ni. The advantage of this new approach is that low threshold voltages for surface-channel n-MOS and p-MOS transistors can be achieved simultaneously. At the same time, the integrity of the gate dielectric is preserved since no metal has to be etched from the surface of the gate dielectric. With gate depletion eliminated, these transistors exhibit high inversion charge and drive current.

Index Terms—Interdiffusion, metal gate complementary metal-oxide semiconductor (CMOS), mobility, nickel, threshold voltage, titanium, work function.

I. INTRODUCTION

AS THE channel length of complementary metal-oxide semiconductor (CMOS) transistors continues to be scaled beyond 100 nm, the capacitance equivalent thickness (CET) of the gate dielectric has to be reduced to less than 15 Å [1]. One way to decrease the CET while maintaining acceptable gate leakage is to use high-*k* dielectrics instead of SiO₂. Another way is to replace the polysilicon gate with a metal one, thus eliminating depletion at the gate/dielectric interface and reducing the CET by a couple of angstroms. In addition, metal gate materials may ultimately be necessary for high-*k* gate dielectrics because polycrystalline silicon has been found to be thermodynamically unstable on some high-*k* materials such as Ta₂O₅ [2] and ZrO₂ [3]. In order to achieve surface-channel p- and n-MOSFETs with low and symmetrical threshold voltages, two different metals (one with a high work function close to 5 V, and the other with a low work function close to 4 V) must be used in a metal gate CMOS technology. A straightforward process for dual-metal gate technology is as follows [4]: after blanket deposition of the first gate metal, the first gate metal is selectively removed from either the n-MOS or p-MOS regions; then the second gate metal is deposited over the entire wafer. Afterwards, the n-MOS and p-MOS gate electrodes are pat-

Manuscript received November 6, 2001. This work was supported by a fellowship from NIST/SRC. The review of this letter was arranged by Editor A. Chatterjee.

I. Polishchuk, T.-J. King, and C. Hu are with the Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA 94720 USA (e-mail: igorp@eecs.berkeley.edu).

P. Ranade is with the Department of Materials Science and Engineering, University of California, Berkeley, CA 94720 USA.

Publisher Item Identifier S 0741-3106(02)02870-7.




Fig. 1. Gate-electrode formation process: (a) CMOS structure after Ni has been selectively removed from the n-MOS side. (b) CMOS structure after annealing. The metals on the p-MOS side have interdiffused, and Ni has segregated to the dielectric interface.

terned. Unfortunately, this approach exposes the gate dielectric to a metal-etching process (in the regions from which the first gate metal is selectively removed), which causes undesirable thinning of the gate dielectric and potential reliability problems. In earlier work [5], we proposed an alternative approach to dual-metal gate fabrication in which the first metal is not etched away, but instead the second metal diffuses through the first metal to the gate dielectric interface. In this work, we show that CMOS transistors can be successfully fabricated based on this approach.

II. TRANSISTOR FABRICATION AND CHARACTERIZATION

To demonstrate the feasibility and advantages of the metal interdiffusion gate (MIG) CMOS technology, we used a simple nonself-aligned gate-last process with SiO₂ gate dielectric and n- and p-MOSFET fabricated on separate wafers. In the proposed MIG CMOS process, a thin layer of Ti (low work function metal $\Phi_M \sim 4$ V) is deposited over the entire wafer, followed by a somewhat thicker layer of Ni (high work function metal $\Phi_M \sim 5$ V). Ni is then selectively removed from the n-MOS regions, while p-MOS regions are protected by photoresist [Fig. 1(a)]. Since only Ti remains in the n-MOS regions, its work function clearly determines the n-MOS threshold voltage (V_T). A 400 °C anneal is then applied in order to interdiffuse the Ti and Ni layers in the p-MOS regions [Fig. 1(b)]. Ni has




Fig. 2. Capacitance versus voltage characteristics for (a) n-MOSFET and (b) p-MOSFET show that the transistors have low and symmetric V_T s. Inversion capacitance is well matched by the quantum mechanical simulations. Metal gate increases the inversion capacitance by 10% through elimination of the polysilicon depletion. (c) p-MOSFET $C-V$ characteristics before and after metal interdiffusion anneal. A V_T shift of 1.1 V is observed corresponding to the change in the effective gate work function.

a propensity to segregate to the SiO_2 interface [5], [6]. Consequently, the work function of Ni determines the p-MOS V_T .

The thicknesses of the Ti and Ni layers used in this experiment were 80 and 200 Å, respectively. A 15-min 400 °C interdiffusion anneal was performed in the forming gas ambient. A low V_T of about 0.5 V is achieved for n-MOS transistors with Ti gate, as can be seen from the capacitance–voltage ($C-V$) characteristic [Fig. 2(a)]. As deposited, the p-MOS Ti/Ni gate electrode has an effective gate work function corresponding to that of Ti, resulting in a high threshold voltage [Fig. 2(c)]. However, after the interdiffusion anneal, Ni segregates to the gate dielectric interface, and from that point on determines the gate work function, resulting in a low V_T of about -0.5 V for the p-MOS transistors. Metal gates successfully eliminate polysilicon depletion for both n-MOS and p-MOS devices [Fig. 2(a) and (b)], resulting in a significant increase in the inversion capacitance as compared to polysilicon gated devices.

The fabricated long-channel n-MOS and p-MOS transistors have well-behaved I_D-V_D characteristics (Fig. 3). The n-MOSFETs show excellent turn-off characteristics; however, the p-MOSFETs show large off-state leakage. This leakage is attributed to tunneling between the drain and the gate in the




Fig. 3. Well-behaved I_D-V_D characteristics are observed for both p-MOS ($T_{ox} = 25$ Å) and n-MOS ($T_{ox} = 28.8$ Å) long channel transistors. I_D-V_G characteristics are shown in the inset.




Fig. 4. Measured p-MOSFET hole mobility is in excellent agreement with the universal mobility model [7], indicating no significant metal penetration into the channel region.

large overlap region, and can be avoided by using a self-aligned fabrication process.

Since metal penetration through the gate dielectric during the interdiffusion anneal is a potential issue for the proposed MIG technology, we have investigated the p-MOS channel hole mobility. The fact that it closely matches the universal mobility model [7] (Fig. 4) indicates that there is no metal penetration into the channel region. The fabricated submicron CMOS transistors show excellent drive current (Fig. 5) indicating scalability of this process to meet ITRS specifications [1].

Nickel is expected to be thermally stable on SiO_2 even at the high temperatures necessary for source/drain activation. Titanium, however, is known to react with SiO_2 above 400 °C and can be used only in a “gate-last” process. We should also point out that both Ti and Ni are expected to be compatible with high- k dielectrics such as HfO_2 and ZrO_2 , even with a traditional gate-first process, while alternative pairs of metals (thermally stable on SiO_2 under high temperature annealing) will ultimately be needed for SiO_2 -based MIG technology.

III. CONCLUSION

A new method for achieving dual work function metal gates for CMOS transistors is successfully demonstrated. Low V_T s are achieved for both n-MOS and p-MOS transistors without compromising the integrity of the gate dielectric. Together with the use of high- k dielectrics, MIG technology can provide the




Fig. 5. CMOS transistors with $L_{gate} = 0.8 \mu\text{m}$ show high drive current, indicating the suitability of the MIG process for short-channel devices.

means for aggressive scaling of the gate dielectric CET for improvement of CMOS performance beyond the 100-nm technology node.

ACKNOWLEDGMENT

The authors would like to thank the Microfabrication Laboratory, University of California, Berkeley, where the devices were made.

REFERENCES

- [1] *International Technology Roadmap for Semiconductors (ITRS)*. San Jose, CA: Semiconductor Industry Assoc., 1999.
- [2] H. F. Luan, B. Z. Wu, L. G. Kang, R. Vrtis, D. Roberts, and D. L. Kwong, "Ultra thin high quality Ta_2O_5 gate dielectric prepared by *in-situ* rapid thermal processing," in *IEDM Tech. Dig.*, 1998, pp. 609–612.
- [3] C. H. Lee, H. F. Luan, W. P. Bai, S. J. Lee, T. S. Jeon, Y. Senzaki, D. Roberts, and D. L. Kwong, "MOS characteristics of ultra thin rapid thermal CVD ZrO_2 and Zr silicate gate dielectrics," in *IEDM Tech. Dig.*, 2000, pp. 27–30.
- [4] Y. C. Yeo, Q. Lu, P. Ranade, H. Takeuchi, K. J. Yang, I. Polishchuk, T.-J. King, C. Hu, S. C. Song, H. F. Luan, and D.-L. Kwong, "Dual-metal gate CMOS technology with ultra-thin silicon nitride gate dielectric," *IEEE Electron Device Lett.*, vol. 22, pp. 227–229, May 2001.
- [5] I. Polishchuk, P. Ranade, T.-J. King, and C. Hu, "Dual work function metal gate CMOS technology using metal interdiffusion," *IEEE Electron Device Lett.*, vol. 22, pp. 444–446, Sept. 2001.
- [6] —, "Dual work function CMOS gate technology based on metal interdiffusion," in *Proc. Mat. Res. Soc. Symp.*, 2001.
- [7] M.-S. Liang, J. Y. Choi, P.-K. Ko, and C. Hu, "Inversion-layer capacitance and mobility of very thin gate-oxide MOSFETs," *IEEE Trans. Electron Devices*, vol. ED-33, pp. 409–413, Mar. 1986.