

Houman Homayoun

Email: hhomayoun@ucdavis.edu

Web: <https://houman.ece.ucdavis.edu/>

<http://nsfchest.org/>

Lab: ASEEC: Accelerated, Secure, and Energy-Efficient Computing Lab

Department of Electrical and Computer Engineering

University of California Davis

Office: 3185, Kemper Hall, Davis, CA

EDUCATION

- **Postdoc** Sept. 2010-Aug. 2012
 Department of Computer Science and Engineering, University of California, San Diego
 Mentor: Prof. Dean Tullsen
- **PhD** Sept. 2006-Sept. 2010
 Department of Computer Science, University of California, Irvine.
 ➤ Thesis: Beyond Memory Cells for Leakage and Temperature Control in SRAM-based Units, the Peripheral Circuits Story.
 Advisors: Prof. Alex Veidenbaum, Prof. Jean-Luc Gaudiot, Prof. Fadi Kurdahi
- **Master of Applied Science** September 2003-March 2005
 Electrical and Computer Engineering Department, University of Victoria, Canada.
 ➤ Thesis: Using Lazy Instruction Prediction to Reduce Processor Wakeup Power Dissipation.
- **Bachelor of Science** October 1998-May 2003
 Electrical and Computer Engineering Department, Sharif University of Technology.

EMPLOYMENT

- **Consultant** January 2014 - Present
 - Expert Witness, Polsinelli, Code Review, 2025-present (3 hours of testimony)
 - Expert Witness, Polsinelli, Code Review, 2025-present (7 hours of deposition)
 - Expert Witness, Alston & Bird LLP, 2025-present
 - Expert Witness, Waymaker LLP, 2024
 - Expert Witness, KroghDecker, Code Review, 2023-present
 - Expert Witness, Quandarypeak and LTL Attorneys, Code Review, 2022-2023
 - Expert Witness, Shore Chan Depumpo, 2018-2020 (15+ hours of deposition)
 - Expert Witness, Janik Vinnakota LLP, 2019-2020, (Prepared 5 IPRs)
 - Technology Consultant, Netlist Inc., 2014-2015
 - Expert Witness, McAndrews, Held & Malloy, 2014-2015
 - Expert Witness, Bartko Zankel Bunzel, 2014-2015
 - Technology Consultant, Gerchen Keller Capital, LLC, 2014-2015
- **Professor**, University of California Davis, Department of Electrical and Computer Engineering January 2022 - Present
- **Associate Professor**, University of California Davis, Department of Electrical and Computer Engineering August 2019 – Dec 2021
- **Associate Professor**, George Mason University, Department of Electrical and Computer Engineering, Courtesy Appointment with the Department of Computer Science, Courtesy Appointment with the Department of Information Sciences and Technology August 2018 - August 2019
- **Advisory Committee**, Research and Technology Commercialization (R&TC), Cybersecurity working group, Commonwealth of Virginia May 2018 - present
- **Assistant Professor**, George Mason University, Department of Electrical and Computer Engineering, Courtesy Appointment with the Department of Computer Science, Courtesy Appointment with the Department of Information Sciences and Technology. Aug. 2012-August 2018
- **Board of Advisory Member**, BroadPak Corporation, Santa Clara, California, USA. July 2012-Present

- *NSF/CCC-CRA Computing Innovation Fellow*, University of California San Diego, Department of Computer Science and Engineering (Mentor: Dean M. Tullsen) Sept. 2010-Aug. 2012
- *Graduate Research Assistant*, University of California, Irvine, Department of Computer Science (Advisors: Alex Veidenbaum, Jean-Luc Gaudiot and Fadi Kurdahi) Sept. 2006-Sept. 2010
- *Design Architect*, Novelics Inc., Aliso Viejo, California, USA. Jan. 2007-Oct. 2008
- *Researcher Assistant*, McMaster University, Canada, Department of Electrical and Computer Engineering. Oct. 2005-Apr. 2006
- *Graduate Research Assistant*, University of Victoria, Canada, Department of Electrical and Computer Engineering. Sept. 2003-Mar. 2005
- *Research Assistant*, Sharif University Technology, Tehran, Electronic Research Center. Oct. 2002-Jun. 2003

GRANTS

Sponsored Research: Total \$21,860,000.

Funding from DARPA SHIELD, DARPA SSITH, DARPA OMG, NSF CPS, NSF CNS, NSF IUCRC, NSF CI, NSF RAPID, NIST and GM, Intel, NOYCE Foundation, Booz Allen, Raytheon

- *“Collaborative Research SaTC CORE Medium: Targeted Microarchitectural Attacks and Defenses in Cloud Infrastructure.”* 2022-2026
National Science Foundation (NSF), (PI), \$1,200,000
Role: Principal Investigator
- *“Collaborative Research CNS Core Small NV RGRA Non-Volatile Nano Second Right Grained Reconfigurable”* 2022-2025
National Science Foundation (NSF), (PI), \$600,000
Role: Principal Investigator
- *“DHS231-001: Accurate and Real-Time Hardware-Assisted Detection of Cyber Attacks.”* 2024-2026
Trusted Science and Technology Inc. (Co-PI), \$1,200,000
Role: Co-Principal Investigator
- *“Switchable Photonics with Soft-Lattice Perovskites.”* 2023-2025
DARPA, (Co-PI), \$1,000,000
Role: Co-Principal Investigator
- *“Leveraging Machine Learning for Enhanced Power Side-Channel Attack Automation”* 2024-2025
Industry Funding for CHEST Center, (PI), \$55,000
Role: Principal Investigator
- *“Fuzzing Firmware Binaries with Taint-Derived Crash Conditions”* 2024-2025
Industry Funding for CHEST Center, (PI), \$80,000
Role: Principal Investigator
- *“Defense-In-Depth Approach for Detection and Mitigation of Malicious Hardware Trojans in ASIC Design for AI/ML Accelerators”* 2024-2025
Industry Funding for CHEST Center, (PI), \$50,000
Role: Principal Investigator
- *“LMFO: LLM-Assisted Hardware Fuzzing Orchestrator”* 2024-2025
Industry Funding for CHEST Center, (PI), \$85,000
Role: Principal Investigator
- *“Fabrication of On-Chip Learning for Hardware and Cyber Attack Detection”* 2023-2024
Industry Funding for CHEST Center, (PI), \$83,600
Role: Principal Investigator
- *“Collaborative Research: Frameworks: Advancing Computer Hardware and Systems’ Research Capability, Reproducibility, and Sustainability with the gem5 Simulator Ecosystem.”* 2023-2027
National Science Foundation (NSF), (Co-PI), \$2,600,000
Role: Co-Principal Investigator
- *“Firmware and Hardware Trojan Vulnerability Detection and Mitigation in IoT Supply-Chain.”* 2021-2022
NOYCE Foundation Award, (PI), \$200,000

- Role: Developing auditing tool to identify firmware vulnerabilities*
- “Cross-Layer Approach to Enhance Security/Privacy of AI-enabled IoT Eco-Systems” 2021-2022
NOYCE Foundation Award, (Co-PI), \$225,000 (PI: Chen-Nee Chuah)
Role: Leading the side channel attack and defense part of the work
 - “Do you trust standard cell library?” 2021-2022
CHEST Center Industry Grant, (PI), \$75,000
Role: Leading the project.
 - “SHERLOCK: Power Side Channel Attack Resilient Hardware using Emerging Reconfigurable Devices and Logic locking” 2021-2022
CHEST Center Industry Grant, (PI), \$75,000
Role: Leading the project.
 - “Cognitive Obfuscation Securing Circuits by Graph Convolutional Networks” 2020-2022
CHEST Center Industry Grant, (PI), \$200,000
Role: Leading the development of cognitive obfuscation solution to prevent reverse engineering of IC, work with industry and DoD contractor to bring the solution to military ASIC design ecosystem.
 - “SHIELD: Secure Hardware for IoT using Emerging-devices against side-channel Deep-learning attacks” 2020-2022
NSF Computing Innovation Fellows 2020 Project, (PI), \$251,000
Role: I wrote this proposal with Soheil Salehi for his NSF CI Fellowship. This will be funding for a postdoc and equipment to do research on deep learning power side channel attack detection and defense
 - “NATE: A Neural Network Assisted Timing Profiling for Hardware Trojans Detection” 2020-2022
CHEST Center Industry Grant, (PI), \$175,000
Role: Developing a neural network engine to detect HW trojan in presence of process variation.
 - “Development of Curriculum Materials on RTL Acceleration and OneAPI DPC++ Parallel Programming for Intel FPGAs” 2020-2021
Intel Gift, (PI), \$25,000
 - “RAPID/Collaborative Research: Developing Pandemics and Healing Models for Coronavirus COVID-19 to Assist in Policy Making” 2020-2022
NSF RAPID, (PI), \$160,000, UC Davis Share: \$80,000
Role: Lead team of three universities which includes ML experts, biostatisticians, and public health, to develop predictive model for COVID-19 mortality and infectious rate, to understand how public health policies such as lock down, using masks and others affect the pandemic situation.
 - “IUCRC UC Davis: Center for Hardware and Embedded System Security and Trust (CHEST)” 2019-2024
<http://nsfchest.org/>
NSF IUCRC, (PI), \$750,000.
Role: PI and UC Davis Site Director, Directing CHEST Industry-University Cooperative Research Center. Collaborating with other sites including Northeastern University, University of Connecticut, University of Texas at Dallas, University of Virginia, and University of Cincinnati to work with lead industries on challenging HW security research problems.
 - “EAGER: Run-Time Hardware-Assisted Malware Detection Using Machine Learning” 2019-2021
NSF CSR-CNS, (PI), \$237,134.
Role: Develop advance machine learning model to detect unknown malware, using microarchitecture information captured by hardware performance counters.
 - “Planning IUCRC George Mason University: Center for Hardware and Embedded System Security and Trust (CHEST)” 2018-2019
<http://nsfchest.org/>
NSF IUCRC Planning, (PI), \$15,000.
Role: PI and Center Director on GMU site, A collaborative effort composed of George Mason University, Northeastern University, University of Connecticut, University of Texas at Dallas, University of Virginia, and Wright State University to establish the first NSF/AFRL center on HW and Embedded Systems Security and Trust.
 - “Obfuscated Logics to Enhance Security and Prevent Reverse Engineering” 2018-2021
DARPA MTO Office, (PI), \$1,800,000. (\$600K fab cost to GF), PM: Kerry Bernstein

Role: Team lead on design and fabricating obfuscated logics in 14nm with GlobalFoundries.

- *“Mobilizing the Micro-Ops: Securing Processor Architectures via Context Sensitive Decoding”* 2017-2020
DARPA MTO Office, SSITH program (PI on GMU site), Total: \$1,200,000. GMU share (\$400,000), PM: Linton Salmon
Role: Leading the team to detect HW vulnerabilities in out-of-order processors
- *“Evolution of Computer Vision for Low Power Devices, Breaking its Power Wall and Computational Complexity”* 2017-2020
NSF CSR-CNS, (Co-PI), \$500,000. (PI: Avesta Sasan)
Role: Developing an approximate Iterative Convolutional Neural Network coprocessor that supports approximation in memory and logic.
- *“3D-Split of Obfuscation and Authentication of logic”* 2016-2017
DARPA MTO Office, OMG Program (Co-PI), \$495,000. PM: Ken Plaks (PI: Avesta Sasan)
Role: Developing 3D-SOUL secure-compiler for cell, route and FSM obfuscation.
- *“Persistence and Extraction of Digital Artifacts from Embedded Systems”* 2015- 2016
NIST, National Cybersecurity Center of Excellence, (Co-PI), \$75,000. (PI: James Jones)
Role: Establishing the persistence of digital artifacts on embedded systems through JTAG analysis.
- *“Hybrid Spin Transfer Torque-CMOS Technology to Prevent Design Reverse Engineering”* DARPA MTO Office, (PI), \$349,000. PM: Kerry Bernstein 2015- 2017
Role: Directing the project to design and deploy new circuit methods to build reconfigurable logics to enhance performance and power efficiency.
- *“Heterogeneous Ultra Low Power Accelerator for Wearable Biomedical Computing”* 2015- 2019
NSF CSR-CNS, (PI), Total \$500,000, GMU portion \$288,000.
Role: Directing the project to design and deploy new circuit methods to build reconfigurable logics to enhance performance and power efficiency.
- *“A Novel Biomechatronic Interface Based on Wearable Dynamic Imaging Sensors”* 2013- 2018
NSF CPS – CNS, (Co-PI) \$995,000. (PI: Siddhartha Sikdar)
Role: Designing a heterogeneous architecture for computing intensive biomedical application, Compare with state-of-the-art heterogeneous platforms such as TI OMAP and Nvidia Tegra.
- *“Enhancing the Security on Embedded Automotive Systems”* 2013- 2016
General Motors, (Co-PI) \$261,000. (PI: Damon McCoy)
Role: Hacking the CAN Bus Network of GM Cars.
- *“Inter-core Selective Resource Pooling in a 3D Chip Multiprocessor”* 2010- 2012
NSF CI Fellow Award, NSF 1019343/CRA Sub Award CIF-B-68, (PI), \$280,000.

Equipment Support from Industry

- Nvidia Corporation: 2 Tesla K40 GPU for CNN training, **\$9,560** 2017
- Xilinx Corporation, 12 Xilinx ZYNQ board for HW accelerated computer vision, **\$5,940** 2016
- Intel Corporation, 20 Intel Galileo and Intel Edison board for wearable computing, **\$2,170** 2015

RESEARCH INTEREST

- **Applied Machine Learning**
 - Generative AI and Large Language Models (LLM)
 - Applied machine learning for health analytics
 - Applied Natural Language Processing (NLP)
 - Machine learning algorithm optimization for energy-efficient acceleration of Big Data
 - Deep machine learning and data mining acceleration
 - Applied machine learning for cloud workload management, scheduling and tuning
 - Run-time machine learning for malware detection
 - Machine learning security, adversarial ML
- **Software Security and Testing**

- Software testing
- Firmware fuzzing
- Software analysis and testing
- Distributed and embedded systems
- Smartphone and mobile computing
- Internet and web technologies
- **Digital Health, Mobile Health, and Wearable Systems**
 - Design and development of wearable devices for continuous health monitoring
 - Embedded systems for mobile and digital health applications
 - Real-time physiological data acquisition and on-device AI inference
 - Development of mobile health (mHealth) platforms for patient engagement and remote care
 - Multimodal data integration (PPG, EDA, motion, etc.) for stress, sleep, and cardiac health analysis
 - AI-powered wearable ecosystems for clinical trials and behavioral health studies
 - Privacy-aware and HIPAA-compliant systems for digital and remote health monitoring
- **Computer System Cybersecurity**
 - Online malware detection
 - Adversarial machine learning
 - Side-channel processor architecture defense and attack
 - Detecting and containing malware epidemic in IoT network
 - Reverse engineering, logic locking, obfuscation and camouflaging
 - Hardware Trojan detection
- **Heterogeneous Architecture Design and Management**
 - Design space exploration of FPGA+CPU architecture for emerging big data frameworks
 - Scheduling and resource management in heterogeneous multicore CPU+FPGA architectures
 - Accelerator design for wearable biomedical applications
 - 3D dynamic heterogeneous architecture design
- **Emerging Memory Technologies**
 - Emerging DRAM architectures in 3D (HMC, Wide I/O) for big data applications
 - Non-volatile logic and memory design
- **Power and Thermal Management**
 - Power/thermal and reliability issue in 3D architecture
 - Power management in emerging non-volatile memories
 - Power and energy optimization in VLSI circuits
 - Reliability-aware memory design
 - Dynamic power/thermal management in multi/many-core systems
 - Energy efficiency and power management in enterprise datacenter

SIGNIFICANT TECHNICAL ACHIEVEMENTS

- **First demonstration of dynamic core heterogeneity using 3D Integration**
 - Dynamically Heterogeneous Cores Through 3D Resource Pooling, HPCA 2012
- **Developed SMT Attack on obfuscated circuits: a new attack for reverse engineering circuits 1000X faster than state of the art SAT attack**
 - SMT attack: Next generation attack on obfuscated circuits with capabilities and performance beyond the SAT attacks, TCHES 2019
- **First demonstration of managing UPS in data centers to effectively cap power consumption**
 - Managing distributed UPS energy for effective power capping in data centers, ISCA 2012
- **First demonstration of predictability of SAT execution time using graph convolutional neural networks**
 - Estimating the circuit De-obfuscation runtime based on graph deep learning, DATE 2020
 - Deep Graph Learning for Circuit Deobfuscation, Frontiers in big Data, 2021
- **First demonstration of hybrid CMOS-STT technology to prevent design reverse engineering**
 - Hybrid STT-CMOS designs for reverse-engineering prevention, DAC 2016

- Vanishable Logic To Enhance Circuit Security, U.S. Patent 10430618
- **Developed machine learning solutions to distinguish malware and side channel attacks from benign program using processor hardware performance counters**
 - Ensemble learning for effective run-time hardware-based malware detection: A comprehensive analysis and classification, DAC 2018

PUBLICATIONS

Journal Papers

- (47) *“Optimized and automated secure ic design flow: A defense-in-depth approach”* **TCAS**
 Kevin Immanuel Gubbi, Banafsheh Saber Latibari, Muhtasim Alam Chowdhury, Afroz Hamedani Jalilzadeh, Erfan Yazdandoost, Setareh Rafatirad, Avesta Sasan, **Houman Homayoun**, Soheil Salehi
 IEEE Transactions on Circuits and Systems I: Regular Papers. (2024)
- (46) *“Guarding Against the Unknown: Deep Transfer Learning for Hardware Image-Based Malware Detection”* **HaSS**
 Zhangying He, **Houman Homayoun**, Hossein Sayadi
 Journal of Hardware and Systems Security, 1-18. (2024)
- (45) *“Advanced Reinforcement Learning Solution for Clock Skew Engineering: Modified Q-Table Update Technique for Peak Current and IR Drop Minimization”* **IEEE ACCESS**
 Sayed Aresh Beheshti-Shirazi, Najmeh Nazari, Kevin Immanuel Gubbi, Banafsheh Saber Latibari, Setareh Rafatirad, **Houman Homayoun**, Avesta Sasan, PD Sai Manoj
 IEEE Access, 11: 87869-87886. (2023)
- (44) *“Adversarial attacks against machine learning-based resource provisioning systems”* **Micro**
 Najmeh Nazari, Hosein Mohammadi Makrani, Chongzhou Fang, Behnam Omid, Setareh Rafatirad, Hossein Sayadi, Khaled N Khasawneh, **Houman Homayoun**
 IEEE Micro, 43(5): 35-44. (2023)
- (43) *“Hardware trojan detection using machine learning: A tutorial”* **TECS**
 Kevin Immanuel Gubbi, Banafsheh Saber Latibari, Anirudh Srikanth, Tyler Sheaves, Sayed Aresh Beheshti-Shirazi, Sai Manoj PD, Setareh Rafatirad, Avesta Sasan, **Houman Homayoun**, Soheil Salehi
 ACM Transactions on Embedded Computing Systems, 22(3): 1-26 (TECS 2023)
- (42) *“Machine Learning for Computer Scientists and Data Analysts: From an Applied Perspective”* **BOOK**
 Setareh Rafatirad, **Houman Homayoun**, Zhiqian Chen, Sai Manoj Pudukotai Dinakarrrao
 Springer, Springer Cham, **(Book)**
- (41) *“Tinoosh: A flexible software-hardware framework for brain eeg multiple artifact identification, Handbook of Biochips: Integrated Circuits and Systems for Biology and Medicine”* **BOOK**
 Khatwani, Mohit, Rashid, Hasib-Al, Paneliya, Hirenkumar, Horton, Mark, **Homayoun, Houman**, Waytowich, Nicholas, Hairston, W David, Mohsenin
 Handbook of Biochips: Integrated Circuits and Systems for Biology and Medicine, Springer New York New York, NY, 1131-1155, **(Book Chapter)**
- (40) *“Scalable and demography-agnostic confinement strategies for covid-19 pandemic with game theory and graph algorithms”* **COVID**
 Sreenitha Kasarapu, Rakibul Hassan, **Houman Homayoun**, Sai Manoj Pudukotai Dinakarrrao
 MDPI COVID Journal, 2(6): 767-792 (2022)
- (39) *“Breaking the design and security trade-off of look-up-table, Āibased obfuscation”* **TODAES**

- Gaurav Kolhe, Tyler David Sheaves, Hamid Mahmoodi, Setareh Rafatirad, Avesta Sasan, **Houman Homayoun**
ACM Transactions on Design Automation of Electronic Systems 27(6): 1-29 (TODAES 2022)
- (38) *"Imitating functional operations for mitigating side-channel leakage"* **TCAD**
Abhijitt Dhavle, Setareh Rafatirad, Khaled Khasawneh, **Houman Homayoun**, Sai Manoj Pudukotai Dinakarrao
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD 2021)
- (37) *"A Hardware Accelerator for Language Guided Reinforcement Learning"* **IEEE Design & Test**
Aidin Shiri, Arnab Neelim Mazumder, Bharat Prakash, **Houman Homayoun**, Nicholas R Waytowich, Tinoosh Mohsenin
IEEE Design & Test, 2021
- (36) *"Deep Graph Learning for Circuit Deobfuscation"* **Frontiers in big Data**
Zhiqian Chen, Lei Zhang, Gaurav Kolhe, Hadi Mardani Kamali, Setareh Rafatirad, Sai Manoj Pudukotai Dinakarrao, **Houman Homayoun**, Chang-Tien Lu, Liang Zhao
Frontiers in big Data, Volume 4, Frontiers Media SA, 2021
- (35) *"From Cryptography to Logic Locking: A Survey on the Architecture Evolution of Secure Scan Chains."* **IEEE Access**
Kimia Zamiri Azar, Hadi Mardani Kamali, **Houman Homayoun**, Avesta Sasan:
IEEE Access 9: 73133-73151 (2021)
- (34) *"AVATAR: NN-Assisted Variation Aware Timing Analysis and Reporting for Hardware Trojan Detection."* **IEEE Access**
Ashkan Vakil, Ali Mirzaeian, **Houman Homayoun**, Naghmeh Karimi, Avesta Sasan:
IEEE Access 9: 92881-92900 (2021)
- (33) *"Automatic Detection of Respiratory Symptoms Using a Low Power Multi-Input CNN Processor"* **IEEE Design & Test**
Arnab Neelim Mazumder, Haoran Ren, Hasib-Al Rashid, Morteza Hosseini, Vandana Chandrareddy, **Houman Homayoun**, Tinoosh Mohsenin
IEEE Design & Test, 2021
- (32) *"Deep graph transformation for attributed, directed, and signed networks."* **KAIS**
Xiaojie Guo, Liang Zhao, **Houman Homayoun**, Sai Manoj Pudukotai Dinakarrao:
Springer Knowledge and Information Systems (KAIS). 63(6): 1305-1337 (2021)
- (31) *"Adaptive Performance Modeling of Data-intensive Workloads for Resource Provisioning in Virtualized Environment."* **ToMPECS**
Hosein Mohammadi Makrani, Hossein Sayadi, Najmeh Nazari, Sai Manoj Pudukotai Dinakarrao, Avesta Sasan, Tinoosh Mohsenin, Setareh Rafatirad, **Houman Homayoun**
ACM Transactions on Modeling and Performance Evaluation of Computing Systems 5(4): 18:1-18:24 (ToMPECS 2021)
- (30) *"Data Flow Obfuscation: A New Paradigm for Obfuscating Circuits."* **TVLSI**
Kimia Zamiri Azar, Hadi Mardani Kamali, Shervin Roshanisefat, **Houman Homayoun**, Christos P. Sotiriou, Avesta Sasan
IEEE Trans. Very Large Scale Integr. Syst. 29(4): 643-656 (2021)
- (29) *"Iterative convolutional neural network (ICNN): an iterative CNN solution for low power and real-time systems"* **BOOK**
Katayoun Neshatpour, **Houman Homayoun**, Avesta Sasan
Hardware Architectures for Deep Learning, page 191, Institution of Engineering and Technology, **(Book Chapter)**
- (28) *"SAT-Hard Cyclic Logic Obfuscation for Protecting the IP in the Manufacturing Supply Chain"* **TVLSI**
Shervin Roshanisefat, Hadi Mardani Kamali, **Houman Homayoun**, Avesta Sasan
IEEE Trans. Very Large Scale Integr. Syst. 28(4): 954-967 (2020)

- (27) “*Cognitive and Scalable Technique for Securing IoT Networks Against Malware Epidemics*” **IEEE-ACCESS**
Sai Manoj Pudukotai Dinakarrao, Xiaojie Guo, Hossein Sayadi, Cameron Nowzari, Avesta Sasan, Setareh Rafatirad, Liang Zhao, **Houman Homayoun**
IEEE Access 8: 138508-138528 (2020)
- (26) “*ICNN: The Iterative Convolutional Neural Network*” **TECS**
Katayoun Neshatpour, **Houman Homayoun**, Avesta Sasan
IEEE Transaction on Embedded Computing Systems (TECS 2020)
- (25) “*Application and Thermal-reliability-aware Reinforcement Learning Based Multi-core Power Management*” **JETC**
Sai Manoj Pudukotai Dinakarrao, Arun Joseph, Anand Haridass, Muhammad Shafique, Jörg Henkel, **Houman Homayoun**
ACM Journal on Emerging Technologies in Computing Systems, Volume 15, Issue 4 (JETC 2019)
- (24) “*SMT Attack: Next Generation Attack on Obfuscated Circuits with Capabilities and Performance Beyond The SAT Attacks*” **TCHES**
Kimia Zamiri Azar, Hadi Mardani Kamali, Avesta Sasan, **Houman Homayoun**
IACR Transactions on Cryptographic Hardware and Embedded Systems, Volume 29 (CHES 2019)
- (23) “*Programmable Gates Using Hybrid CMOS-STT Design to Prevent IC Reverse Engineering*” **TODAES**
Theodore Winograd, Hassan Salmani, Hamid Mahmoodi, Kris Gaj, **Houman Homayoun**
ACM Transactions on Design Automation of Electronic Systems, Special issue on Internet of Things System Performance, Reliability, and Security, 2018.
- (22) “*Optimal Allocation of Computation and Communication in an IoT Network*” **TODAES**
Abhimanyu Chopra, Hakan Aydin, Setareh Rafatirad, **Houman Homayoun**
ACM Transactions on Design Automation of Electronic Systems, Special issue on Internet of Things System Performance, Reliability, and Security, 2018.
- (21) “*Hardware Accelerated Mappers for Hadoop MapReduce Streaming*” **TMSCS**
Katayoun Neshatpour, Maria Malik, **Houman Homayoun**
IEEE Transactions on Multi-Scale Computing Systems, 2018.
- (20) “*System and Architecture Level Characterization of Big Data Applications on Big and Little Core Server Architectures*” **TOMPECS**
Maria Malik, Katayoun Neshatpour, Setareh Rafatirad, **Houman Homayoun**
ACM Transactions on Modeling and Performance Evaluation of Computing Systems, 2018.
- (19) “*Low Overhead CS-based Heterogeneous Framework for Big Data Acceleration*” **TECS**
Amey Kulkarni, Colin Shea, Tahmid Abtahi, **Houman Homayoun** and Tinoosh Mohsenin
ACM Transaction on Embedded Computing Systems, 2018.
- (18) “*Big vs Little Core for Energy-Efficient Hadoop Computing*” **JPDC**
Maria Malik; Katayoun Neshatpour; Setareh Rafatirad; Rajiv V Joshi; **Houman Homayoun**
Elsevier Journal of Parallel and Distributed Computing, Special Issue on Systems for Learning, Inferencing, and Discovering (SLID), 2017.
- (17) “*Smart Grid on Chip: Work Load-Balanced On-Chip Power Delivery*” **TVLSI**
Divya Patahk, **Houman Homayoun**, Ioannis Savidis
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, DOI: 10.1109/TVLSI.2017.2699644, 2017
- (16) “*Energy-Efficient Acceleration of MapReduce Applications Using FPGAs*” **JPDC**
Katayoun Neshatpour; Maria Malik; **Houman Homayoun**
Elsevier Journal of Parallel and Distributed Computing, Special Issue on Systems for Learning, Inferencing, and Discovering (SLID).
- (15) “*An Energy Efficient Programmable Manycore Accelerator for Personalized Biomedical Applications*” **TVLSI**

- Adam Page, Adwaya Kulkarni, Nasrin Attaran, Ali Jafari, Maria Malik, **Houman Homayoun**, and Tinoosh Mohsenin
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- (14) “*Heterogeneous HMC+DDR_x Memory Management for Performance-Temperature Trade-offs*” **JETC**
Mohammad Hossein Hajkazemi, Mohammad Khavari Tavana, Tinoosh Mohsein, **Houman Homayoun**
ACM Journal on Emerging Technologies in Computing, 2017.
- (13) “*Sparse Regression Driven Mixture Important Sampling for Memory Design*” **TVLSI**
Maria Malik, Rajiv Joshi, Rouwaida Kanj, Shupeng Sun, **Houman Homayoun**, Tong Li
IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
- (12) “*Hadoop Workloads Characterization for Performance and Energy Efficiency Optimizations on Microservers*” **TMSCS**
Maria Malik, Katayoun Neshatpour, Avesta Sasan, Setareh Rafatirad, **Houman Homayoun**
IEEE Transactions on Multi-Scale Computing Systems.
- (11) “*ElasticCore: A Dynamic Heterogeneous Platform with Joint Core and Voltage/Frequency Scaling*” **TVLSI**
Mohammad Khavari Tavana, Mohammad Hossein Hajkazemi, Divya Pathak, Ioannis Savidis, **Houman Homayoun**
IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
- (10) “*Enhancing Power, Performance, and Energy-efficiency in Chip Multiprocessors Exploiting Inverse Thermal Dependence*” **TVLSI**
Katayoun Neshatpour, Wane Burleson, Amin Khajeh, **Houman Homayoun**
IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
- (9) “*Reliability analysis of spin transfer torque based look up tables under process variations and NBTI aging*”. **MR**
Ragh Kuttappa, **Houman Homayoun**, Hassan Salmani, Hamid Mahmoodi.
Elsevier Microelectronics Reliability Journal, Volume 62, p 156-166, 2016.
- (8) “*Using a Flexible Fault-Tolerant Cache to Improve Reliability for Ultra Low Voltage Operation*”. **TECS**
Abbas Banaiyanmofrad, **Houman Homayoun**, Nikil Dutt.
ACM Transactions on Embedded Computing Systems. 14, no. 2 (2015): 32.
- (7) “*Resistive Computation: A Critique*”. **CAL**
Hamid Mahmoodi, Sridevi Srinivasan Lakshmpuram, Manish Arora, Yashar Asgarieh, **Houman Homayoun**, Bill Lin and Dean M. Tullsen.
IEEE Computer Architecture Letters, DOI 10.1109/L-CA.2013.23, 2014.
- (6) “*Multi-Copy Cache: A Highly Energy Efficient Cache Architecture*”. **TECS**
Arup Chakraborty, **Houman Homayoun**, Amin Khejah, Nikil Dutt, Ahmed Eltawil, Fadi Kurdahi.
ACM Transactions on Embedded Computing Systems (TECS), 2014.
- (5) “*Variation Trained Drowsy Cache (VTD-Cache): A History Trained Variation Aware Drowsy Cache for Fine Grain Voltage Scaling*”. **TVLSI**
Avesta Makhzan, Kiarash Amiri, **Houman Homayoun**, Ahmed Eltawil, Fadi J. Kurdahi.
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2010 (TVLSI). VOL. 20, Issue 4, pp: 630-642. April 2012.
- (4) “*MZZ-HVS: Multi Modes Zig-Zag Horizontal and Vertical Sleep Transistor Sharing to Reduce Leakage Power in On-Chip SRAM Peripheral Circuits*”. **TVLSI**
Houman Homayoun, Avesta Sasan, Alex Veidenbaum, Hsin-Cheng Yao, Shahin Golshan, Payam Heydari.
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, (TVLSI), VOL. 19, NO. 12, December 2011.
- (3) “*On Leakage Power Optimization in Clock Tree Networks for ASICs and General-Purpose Processors*” **SUSCOM**

Houman Homayoun, Shahin Golshan, Eli Bozorgzadeh, Alex Veidenbaum, Fadi Kurdahi.
Elsevier Journal of Sustainable Computing, Volume 1, Issue 1, March 2011, Pages 75-87 (**Invited paper**).

- (2) “*Inquisitive Defect Cache: A Means of Combating Manufacturing Induced Process Variation*”. **TVLSI**
Avesta Makhzan, **Houman Homayoun**, Ahmed Eltawil, Fadi J. Kurdahi.
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2010 (TVLSI), VOL. 19, NO. 9, SEPTEMBER 2011.
- (1) “*Reducing Power in All Major CAM and SRAM Based Processor Units via Centralized, Dynamic Resource Size Management*”. **TVLSI**
Houman Homayoun, Avesta Sasan, Alex Veidenbaum, Jean-Luc Gaudiot.
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2010 (TVLSI), VOL. 19, NO. 11, NOVEMBER 2011.

Conference Papers

2024

- (216) “*HeteroScore: Evaluating and mitigating cloud security threats brought by heterogeneity*” **NDSS**
Chongzhou Fang, Najmeh Nazari, Behnam Omid, Han Wang, Aditya Puri, Manish Arora, Setareh Rafatirad, **Houman Homayoun**, Khaled N Khasawneh
The Network and Distributed System Security Symposium (NDSS 2023)
- (215) “*Validation of WeBE Band during Physical Activities*” **BSN**
Ruijie Fang, Sally Hang, Ruoyu Zhang, Chongzhou Fang, Setareh Rafatirad, Camelia Hostinar, **Houman Homayoun**
IEEE-EMBS International Conference on Body Sensor Networks (BSN 2024)
- (214) “*Introducing We-Be Band: An End-to-End Platform for Continuous Health Monitoring*” **EMBC**
Ruoyu Zhang, Ruijie Fang, Mahdi Orooji, **Houman Homayoun**
46th Annual International Conference of the IEEE Engineering in Medicine & Biology Society (EMBC 2024)
- (213) “*Forget and Rewire: Enhancing the Resilience of Transformer-based Models against {Bit-Flip} Attacks*” **USENIX**
Najmeh Nazari, Hosein Mohammadi Makrani, Chongzhou Fang, Hossein Sayadi, Setareh Rafatirad, Khaled N Khasawneh, **Houman Homayoun**
33rd USENIX Security Symposium (USENIX 2024)
- (212) “*SpecScope: Automating Discovery of Exploitable Spectre Gadgets on Black-Box Microarchitectures*” **DATE**
Najmeh Nazari, Behnam Omid, Chongzhou Fang, Hosein Mohammadi Makrani, Setareh Rafatirad, Avesta Sasan, **Houman Homayoun**, Khaled N Khasawneh
Design, Automation & Test in Europe Conference & Exhibition (DATE 2024)
- (211) “*IRET: Incremental Resolution Enhancing Transformer*” **VLSI**
Banafsheh Saber Latibari, Soheil Salehi, **Houman Homayoun**, Avesta Sasan
Proceedings of the Great Lakes Symposium on VLSI (2024)
- (210) “*SMOOT: Saliency guided mask optimized online training*” **DCAS**
Ali Karkehabadi, **Houman Homayoun**, Avesta Sasan
IEEE 17th Dallas Circuits and Systems Conference (DCAS 2024)
- (209) “*Automated Hardware Logic Obfuscation Framework Using GPT*” **DCAS**

- Banafsheh Saber Latibari, Sujan Ghimire, Muhtasim Alam Chowdhury, Najmeh Nazari, Kevin Immanuel Gubbi, **Houman Homayoun**, Avesta Sasan, Soheil Salehi
IEEE 17th Dallas Circuits and Systems Conference (DCAS 2024)
- (208) *“FFCL: Forward- Forward Net with Cortical Loops, Training and Inference on Edge Without Backpropagation”* **VLSI**
Ali Karkehabadi, **Houman Homayoun**, Avesta Sasan
Proceedings of the Great Lakes Symposium on VLSI (2024)
- (207) *“Beyond Conventional Defenses: Proactive and Adversarial-Resilient Hardware Malware Detection using Deep Reinforcement Learning”* **DAC**
Z He, **Houman Homayoun**, Hossein Sayadi
ACM/IEEE Design Automation Conference (DAC 2024)
- (206) *“Intelligent Malware Detection based on Hardware Performance Counters: A Comprehensive Survey”* **ISQED**
Hossein Sayadi, Zhangying He, Hosein Mohammadi Makrani, **Houman Homayoun**
25th International Symposium on Quality Electronic Design (ISQED 2024)
- (205) *“LLM-FIN: Large Language Models Fingerprinting Attack on Edge Devices”* **ISQED**
Najmeh Nazari, Furi Xiang, Chongzhou Fang, Hosein Mohammadi Makrani, Aditya Puri, Kartik Patwari, Hossein Sayadi, Setareh Rafatirad, Chen- Nee Chuah, **Houman Homayoun**
25th International Symposium on Quality Electronic Design (ISQED 2024)
- (204) *“Securing On-Chip Learning: Navigating Vulnerabilities and Potential Safeguards in Spiking Neural Network Architectures”* **ISCAS**
Najmeh Nazari, Kevin Immanuel Gubbi, Banafsheh Saber Latibari, Muhtasim Alam Chowdhury, Chongzhou Fang, Avesta Sasan, Setareh Rafatirad, **Houman Homayoun**, Soheil Salehi
IEEE International Symposium on Circuits and Systems, 1-5 (ISCAS 2024)
- (203) *“Fuzzing BusyBox: Leveraging LLM and Crash Reuse for Embedded Bug Unearthing”* **USENIX**
Yaroslav Oliinyk, Michael Scott, Ryan Tsang, Chongzhou Fang, **Houman Homayoun**
33rd USENIX Security Symposium (USENIX 2024)
- (202) *“{FFXE}: Dynamic Control Flow Graph Recovery for Embedded Firmware Binaries”* **USENIX**
Ryan Tsang, Doreen Joseph, Soheil Salehi, Prasant Mohapatra, **Houman Homayoun**
33rd USENIX Security Symposium (USENIX 2024)
- (201) *“Large Language Models for Code Analysis: Do {LLMs} Really Do Their Job?”* **USENIX**
Chongzhou Fang, Ning Miao, Shaurya Srivastav, Jialin Liu, Ruoyu Zhang, Ruijie Fang, Ryan Tsang, Najmeh Nazari, Han Wang, **Houman Homayoun**
33rd USENIX Security Symposium (USENIX 2024)
- 2023**
- (200) *“HeteroScore: Evaluating and mitigating cloud security threats brought by heterogeneity”* **NDSS**
Chongzhou Fang, Najmeh Nazari, Behnam Omid, Han Wang, Aditya Puri, Manish Arora, Setareh Rafatirad, **Houman Homayoun**, Khaled N Khasawneh
The Network and Distributed System Security Symposium (NDSS 2023)
- (199) *“Gotcha! i know what you are doing on the fpga cloud: Fingerprinting co-located cloud fpga accelerators via measuring communication links”* **CCS**
H Chongzhou Fang, Ning Miao, Han Wang, Jiacheng Zhou, Tyler Sheaves, John M Emmert, Avesta Sasan, **Houman Homayoun**
ACM SIGSAC Conference on Computer and Communications Security, 2024-2037. (CCS 2023)

- (198) *“A survey on FHE acceleration”* **DCAS**
Banafsheh Saber Latibari, Kevin Immanuel Gubbi, **Houman Homayoun**, Avesta Sasan
IEEE 16th Dallas Circuits and Systems Conference , 1-6. (DCAS 2023)
- (197) *“Federated Learning with Heterogeneous Models for On-device Malware Detection in IoT Networks”* **DATE**
Sanket Shukla, Setareh Rafatirad, **Houman Homayoun**, Sai Manoj Pudukottai Dinakarrao
Design, Automation & Test in Europe Conference & Exhibition, 1-6 (DATE 2023)
- (196) *“Short: Real-Time Bladder Monitoring by Bio-impedance Analysis to Aid Urinary Incontinence”* **IEEE/ACM CHASE**
Ruoyu Zhang, Ruijie Fang, Zhichao Zhang, Elahe Hosseini, Mahdi Orooji, **Houman Homayoun**,
Gozde Goncu-Berk
Proceedings of the 8th ACM/IEEE International Conference on Connected Health: Applications, Systems and Engineering Technologies, 138-142.
- (195) *“Don't Cross Me! Cross-layer System Security”* **DAC**
Najmeh Nazari, Chongzhou Fang, Sai Manoj PD, **Houman Homayoun**
60th ACM/IEEE Design Automation Conference, 1-2 (DAC 2023)
- (194) *“Privee: A wearable for real-time bladder monitoring system”* **ISWC**
Ruoyu Zhang, Ruijie Fang, Chongzhou Fang, **Houman Homayoun**, Gozde Goncu Berk
ACM International Joint Conference on Pervasive and Ubiquitous Computing & the 2023 ACM International Symposium on Wearable Computing, 291-295. (ISWC 2023)
- (193) *“Side Channel-Assisted Inference Attacks on Machine Learning-Based ECG Classification”* **ICCAD**
Jialin Liu, **Houman Homayoun**, Chongzhou Fang, Ning Miao, Han Wang
IEEE/ACM International Conference on Computer Aided Design, 1-9. (ICCAD 2022)
- (192) *“Special Session: Mitigating Side-channel Attacks through Circuit to Application Layer Approaches”* **CODES+ISSS**
Nima Kavand, Armin Darjani, Jens Trommer, Giulio Galderisi, Thomas Mikolajick, Nicolai Mueller, Amir Moradi, Chongzhou Fang, Ning Miao, Han Wang
International Conference on Hardware/Software Codesign and System Synthesis, 8-17 (2023)
- (191) *“Leveraging Firmware Reverse Engineering for Stealthy Sensor Attacks via Binary Modification”* **ICCD**
Sutej Kulkarni, Ryan Tsang, **Houman Homayoun**, Soheil Salehi
IEEE 41st International Conference on Computer Design, 1-8. (ICCD 2023)
- (190) *“Introducing an Open-Source Python Toolkit for Machine Learning Research in Physiological Signal based Affective Computing”* **BIBM**
Ruijie Fang, Ruoyu Zhang, Elahe Hosseini, Chongzhou Fang, Setareh Rafatirad, **Houman Homayoun**
IEEE International Conference on Bioinformatics and Biomedicine, 1890-1894 (BIBM 2023)
- (189) *“Emotion and Stress Recognition Utilizing Galvanic Skin Response and Wearable Technology: A Real-time Approach for Mental Health Care”* **BIBM**
Elahe Hosseini, Ruijie Fang, Ruoyu Zhang, Setareh Rafatirad, **Houman Homayoun**
IEEE International Conference on Bioinformatics and Biomedicine, 1125-1131 (BIBM 2023)
- (188) *“Securing AI Hardware: Challenges in Detecting and Mitigating Hardware Trojans in ML Accelerators”* **MWSCAS**
Kevin Immanuel Gubbi, Inderpreet Kaur, Abdallah Hashem, Sai Manoj PD, **Houman Homayoun**, Avesta Sasan, Soheil Salehi
IEEE 66th International Midwest Symposium on Circuits and Systems, 821-825. (MWSCAS 2023)

2022

- (187) *“Stealthy inference attack on dnn via cache- based side-channel attacks”* **DATE**
Han, Wang Syed Mahbub Hafiz, Kartik Patwari, Chen-Nee Chuah, Zubair Shafiq, **Houman Homayoun**
Design, Automation & Test in Europe Conference & Exhibition, 1515-1520 (DATE 2022)
- (186) *“Adaptive-Gravity: A Defense Against Adversarial Samples”* **ISQED**
Ali Mirzaeian, Zhi Tian, Sai Manoj PD, Banafsheh S Latibari, Ioannis Savidis, **Houman Homayoun**,
Avesta Sasan
23rd International Symposium on Quality Electronic Design, 96-101. (ISQED 2022)
- (185) *“Pain level modeling of intensive care unit patients with machine learning methods: An effective congeneric clustering-based approach”* **ICIMIP**
Ruijie Fang, Ruoyu Zhang, Sayed M Hosseini, Mahya Faghieh, Soheil Rafatirad, Setareh Rafatirad,
Houman Homayoun
4th International Conference on Intelligent Medicine and Image Processing, 89-95. (ICIMIP 2022)
- (184) *“CR-Spectre: Defense-aware ROP injected code-reuse based dynamic spectre”* **DATE**
Abhijitt Dhaville, Setareh Rafatirad, Houman Homayoun, Sai Manoj Pudukotai Dinakarrao
Design, Automation & Test in Europe Conference & Exhibition, 508-513. (DATE 2022)
- (183) *“Rafel-robust and data-aware federated learning-inspired malware detection in internet-of-things (iot) networks”* **VLSI**
Sanket Shukla, Gaurav Kolhe, **Houman Homayoun**, Setareh Rafatirad, Sai Manoj PD
Proceedings of the Great Lakes Symposium on VLSI 2022, 153-157. (2022)
- (182) *“Survey of machine learning for electronic design automation”* **VLSI**
Kevin Immanuel Gubbi, Sayed Aresh Beheshti-Shirazi, Tyler Sheaves, Soheil Salehi, Sai Manoj PD,
Setareh Rafatirad, Avesta Sasan, **Houman Homayoun**
Proceedings of the Great Lakes Symposium on VLSI 2022, 513-518. (2022)
- (181) *“Deep neural network and transfer learning for accurate hardware-based zero-day malware detection”* **VLSI**
Zhangying He, Amin Rezaei, **Houman Homayoun**, Hossein Sayadi
Proceedings of the Great Lakes Symposium on VLSI 2022, 27-32. (2022)
- (180) *“RAPTA: A hierarchical representation learning solution for real-time prediction of path-based static timing analysis”* **VLSI**
Tanmoy Chowdhury, Ashkan Vakil, Banafsheh Saber Latibari, Seyed Aresh Beheshti Shirazi, Ali
Mirzaeian, Xiaojie Guo, Sai Manoj PD, **Houman Homayoun**, Ioannis Savidis, Liang Zhao
Proceedings of the Great Lakes Symposium on VLSI 2022, 493-500. (2022)
- (179) *“Cad-fsl: Code-aware data generation based few- shot learning for efficient malware detection”* **VLSI**
Sreenitha Kasarapu, Sanket Shukla, Rakibul Hassan, Avesta Sasan, **Houman Homayoun**, Sai Manoj
PD
Proceedings of the Great Lakes Symposium on VLSI 2022, 507-512. (2022)
- (178) *“DNN model architecture fingerprinting attack on CPU-GPU edge devices”* **Euro S&P**
Kartik Patwari, Syed Mahbub Hafiz, Han Wang, **Houman Homayoun**, Zubair Shafiq, Chen-Nee Chuah
IEEE 7th European Symposium on Security and Privac, 337-355. (Euro S&P 2022)
- (177) *“Neuromorphic-enabled security for IoT”* **NEWCAS**
Soheil Salehi, Tyler Sheaves, Kevin Immanuel Gubbi, Sayed Arash Beheshti, Sai Manoj PD, Setareh
Rafatirad, Avesta Sasan, Tinoosh Mohsenin, **Houman Homayoun**

- Neuromorphic-enabled security for IoT. 2022 20th IEEE Interregional NEWCAS Conference, 153-157. (NEWCAS 2022)
- (176) *“LOCK&ROLL: Deep-learning power side-channel attack mitigation using emerging reconfigurable devices and logic locking”* **DAC**
Gaurav Kolhe, Tyler Sheaves, Kevin Immanuel Gubbi, Soheil Salehi, Setareh Rafatirad, Sai Manoj PD, Avesta Sasan, **Houman Homayoun**
Proceedings of the 59th ACM/IEEE Design Automation Conference, 85-90. (DAC 2022)
- (175) *“Silicon validation of LUT-based logic-locked IP cores”* **DAC**
Gaurav Kolhe, Tyler Sheaves, Kevin Immanuel Gubbi, Tejas Kadale, Setareh Rafatirad, Sai Manoj PD, Avesta Sasan, Hamid Mahmoodi, **Houman Homayoun**
Proceedings of the 59th ACM/IEEE Design Automation Conference, 1189-1194. (DAC 2022)
- (174) *“Atlas: An adaptive transfer learning based pain assessment system: A real life unsupervised pain assessment solution”* **EMBC**
Ruijie Fang, Ruoyu Zhang, Elahe Hosseini, Mahdi Orooji, **Houman Homayoun**, Sayed Mohammad Hosseini, Mahya Faghih, Soheil Rafatirad, Setareh Rafatirad
44th Annual International Conference of the IEEE Engineering in Medicine & Biology Society, 1331-1337. (EMBC 2022)
- (173) *“Convolution neural network for pain intensity assessment from facial expression”* **EMBC**
Elahe Hosseini, Ruijie Fang, Ruoyu Zhang, Chen-Nee Chuah, Mahdi Orooji, Soheil Rafatirad, Setareh Rafatirad, **Houman Homayoun**
44th annual international conference of the IEEE Engineering in Medicine & Biology Society, 2697-2702. (EMBC 2022)
- (172) *“Breakthrough to adaptive and cost-aware hardware-assisted zero-day malware detection: A reinforcement learning- based approach”* **ICCD**
Zhangying He, Hosein Mohammadi Makrani, Setareh Rafatirad, **Houman Homayoun**, Hossein Sayadi
IEEE 40th International Conference on Computer Design, 231-238 (ICCD 2022)
- (171) *“Machine learning based malware detection for secure smart grids”* **ICRERA**
Kevin Immanuel Gubbi, Han Wang, Hossein Sayadi, **Houman Homayoun**
11th International conference on renewable energy research and application, 330-334. (ICRERA 2022)
- (170) *“Iron-dome: Securing iot networked systems at runtime by network and device characteristics to confine malware epidemics”* **ICCD**
Sanket Shukla, Abhijit Dhavlle, Sai Manoj PD, **Houman Homayoun**, Setareh Rafatirad
IEEE 40th International Conference on Computer Design, 259-262 (ICCD 2022)
- (169) *“Prevent over-fitting and redundancy in physiological signal analyses for stress detection”* **BIBM**
Ruijie Fang, Ruoyu Zhang, Elahe Hosseini, Anna M Parenteau, Sally Hang, Setareh Rafatirad, Camelia E Hostinar, Mahdi Orooji, **Houman Homayoun**
IEEE International Conference on Bioinformatics and Biomedicine, 2585-2588 (BIBM 2022)
- (168) *“A low cost eda-based stress detection using machine learning”* **BIBM**
Elahe Hosseini, Ruijie Fang, Ruoyu Zhang, Anna Parenteau, Sally Hang, Setareh Rafatirad, Camelia Hostinar, Mahdi Orooji, **Houman Homayoun**
IEEE International Conference on Bioinformatics and Biomedicine (BIBM), 2619-2623 (BIBM 2022)
- (167) *“Towards generalized ml model in automated physiological arousal computing: A transfer learning-based domain generalization approach”* **BIBM**
Ruijie Fang, Ruoyu Zhang, Elahe Hosseini, Anna M Parenteau, Sally Hang, Setareh Rafatirad, Camelia E Hostinar, Mahdi Orooji, **Houman Homayoun**

IEEE International Conference on Bioinformatics and Biomedicine, 2577-2584 (BIBM 2022)

- (166) *“FANDEMIC: Firmware Attack Construction and Deployment on Power Management Integrated Circuit and Impacts on IoT Applications”* **NDSS**
 Ryan Tsang, Doreen Joseph, Qiushi Wu, Soheil Salehi, Nadir Carreon, Prasant Mohapatra, **Houman Homayoun**
 Network and Distributed Systems Security Symposium (NDSS 2022)

2021

- (165) *“Power swapper: Approximate functional block assisted cryptosystem security”* **SOCC**
 Morteza Hosseini, Mohammad Ebrahimabadi, Arnab Neelim Mazumder, **Houman Homayoun**,
 Tinoosh Mohsenin
 IEEE 34th International System-on-Chip Conference, 101-105. (SOCC 2022)
- (164) *“Security Threats in Cloud Rooted from Machine Learning-Based Resource Provisioning Systems”* **SVCC**
 Makrani, Hosein Mohammadi, Sayadi, Hossein, Nazari, Najmeh, **Homayoun, Houman**
 Silicon Valley Cybersecurity Conference, 22-32. (2021)
- (163) *“A neural network-based cognitive obfuscation toward enhanced logic locking”* **TCAD**
 Hassan, Rakibul, Kolhe, Gaurav, Rafatirad, Setareh, **Homayoun, Houman**, Dinakarrao, Sai Manoj
 Pudukotai
 IEEE Transactions on Computer- Aided Design of Integrated Circuits and Systems (TCAD 2021)
- (162) *“HosNa: A DPC++ benchmark suite for heterogeneous architectures”* **ICCD**
 Bavarsad, Najmeh Nazari, Makrani, Hosein Mohammadi, Sayadi, Hossein, Landis, Lawrence,
 Rafatirad, Setareh, **Homayoun, Houman**
 IEEE 39th International Conference on Computer Design, 509-516 (ICCD 2021)
- (161) *“Guest editorial cross-layer designs, methodologies, and systems to enable micro AI for on-device intelligence”* **JETCAS**
 Mohsenin, Tinoosh, Partin-Vaisband, Inna, **Homayoun, Houman**, Seo, Jae- Sun, Zhang, Xin
 IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 11(4): 527-531. (2021)
- (160) *“Cyclic sparsely connected architectures: From foundations to applications”* **SSC-M**
 Hosseini, Morteza, Manjunath, Nitheesh, Kallakuri, Uttej, Mahmoodi, Hamid, **Homayoun, Houman**,
 Mohsenin, Tinoosh
 IEEE Solid-State Circuits Magazine, 13(4): 64-76. (2021)
- (159) *“Enabling micro ai for securing edge devices at hardware level”* **JETCAS**
 Wang, Han, Sayadi, Hossein, Dinakarrao, Sai Manoj Pudukotai, Sasan, Avesta, Rafatirad, Setareh,
Homayoun, Houman
 IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 11(4): 803-815. (2021)
- (158) *“Cloak & co-locate: Adversarial railroading of resource sharing-based attacks on the cloud”* **SEED**
 Makrani, Hosein Mohammadi, Sayadi, Hossein, Nazari, Najmeh, Khasawneh, Khaled N, Sasan, Avesta,
 Rafatirad, Setareh, **Homayoun, Houman**
 International Symposium on Secure and Private Execution Environment Design, 1-13. (SEED 2021)
- (157) *“Towards accurate run-time hardware-assisted stealthy malware detection: a lightweight, yet effective time series CNN-based approach”* **Cryptograph
 y**
 Sayadi, Hossein, Gao, Yifeng, Mohammadi Makrani, Hosein, Lin, Jessica, Costa, Paulo Cesar,
 Rafatirad, Setareh, **Homayoun, Houman**
 Cryptography, 5(4): 28. (2021)
- (156) *“Cyclic sparsely connected architectures for compact deep convolutional neural networks”* **VLSI**

- Hosseini, Morteza, Manjunath, Nitheesh Kumar, Prakash, Bharat, Mazumder, Arnab, Chandraredy, Vandana, **Homayoun, Houman**, Mohsenin, Tinoosh
IEEE Transactions on Very Large Scale Integration Systems, 29(10): 1757-1770. (VLSI 2021)
- (155) “*Adaptive-hmd: Accurate and cost-efficient machine learning-driven malware detection using microarchitectural events*” **IOLTS**
Gao, Yifeng, Makrani, Hosein Mohammadi, Aliasgari, Mehrdad, Rezaei, Amin, Lin, Jessica, **Homayoun, Houman**, Sayadi, Hossein
IEEE 27th International Symposium on On- Line Testing and Robust System Design, 1-7. (IOLTS 2021)
- (154) “*A cognitive sat to sat-hard clause translation-based logic obfuscation*” **DATE**
Hassan, Rakibul, Kohle, Gaurav, Rafatirad, Setareh, Homayoun, Houman, Dinakarrao, Sai Manoj Pudukotai
Design, Automation & Test in Europe Conference & Exhibition, 1172-1177. (DATE 2021)
- (153) “*Hmd-hardener: Adversarially robust and efficient hardware-assisted runtime malware detection*” **DATE**
Dhavlle, Abhijitt, Shukla, Sanket, Rafatirad, Setareh, **Homayoun, Houman**, Dinakarrao, Sai Manoj Pudukotai
Design, Automation & Test in Europe Conference & Exhibition, 1769-1774. (DATE 2021)
- (152) “*When machine learning meets hardware cybersecurity: Delving into accurate zero-day malware detection*” **ISQED**
He, Zhangying, Miari, Tahereh, Makrani, Hosein Mohammadi, Aliasgari, Mehrdad, **Homayoun, Houman**, Sayadi, Hossein
2021 22nd International Symposium on Quality Electronic Design, 85-90. (ISQED 2021)
- (151) “*Securing Hardware via Dynamic Obfuscation Utilizing Reconfigurable Interconnect and Logic Blocks*” **DAC**
Gaurav Kolhe, Soheil Salehi, Tyler Sheaves, Setareh Rafatirad, Sai Manoj PD, Avesta Sasan, **Houman Homayoun**
ACM/IEEE 58th Design Automation Conference. (DAC 2021).
- (150) “*StocHD: Stochastic Hyperdimensional System for Efficient and Robust Learning from Raw Data*” **DAC**
Prathyush Poduval, Zhuowen Zou, Hassan Najafi, **Houman Homayoun**, Mohsen Imani
ACM/IEEE 58th Design Automation Conference. (DAC 2021).
- (149) “*Ontology-Driven Framework for Trend Analysis of Vulnerabilities and Impacts in IoT Hardware*” **ICSC**
Charan Bandi, Soheil Salehi, Rakibul Hassan, Sai Manoj P. D., **Houman Homayoun**, Setareh Rafatirad
15th IEEE International Conference on Semantic Computing: 211-214, (ICSC 2021)
- (148) “*Demography-aware COVID-19 Confinement with Game Theory*” **AICAS**
Sreenitha Kasarapu, Rakibul Hassan, Setareh Rafatirad, **Houman Homayoun**, Sai Manoj Pudukotai Dinakarrao
IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS 2021)
- (147) “*Performance-aware Malware Epidemic Confinement in Large-Scale IoT Networks*” **ICC**
Rakibul Hassan, Setareh Rafatirad, Houman Homayoun, Sai Manoj Pudukotai Dinakarrao
IEEE International Conference on Communications (ICC 2021)
- (146) “*Evaluation of Machine Learning-based Detection against Side-Channel Attacks on Autonomous Vehicle.*” **AICAS**
Han Wang, Soheil Salehi, Hossein Sayadi, Avesta Sasan, Tinoosh Mohsenin, Sai Manoj P. D., Setareh Rafatirad, **Houman Homayoun**
IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS 2021)
- (145) “*A Reinforced Learning Solution for Clock Skew Engineering to Reduce Peak Current and IR Drop.*” **GLSVLSI**
Sayed Aresh Beheshti-Shirazi, Ashkan Vakil, Sai Manoj, Ioannis Savidis, **Houman Homayoun**, Avesta Sasan

- ACM Great Lakes Symposium on VLSI 2021: 181-187, (GLSVLSI 2021)
- (144) “*Energy-Efficient and Adversarially Robust Machine Learning with Selective Dynamic Band Filtering.*” **GLSVLSI**
Neha Nagarkar, Khaled N. Khasawneh, Setareh Rafatirad, Avesta Sasan, **Houman Homayoun**, Sai Manoj Pudukotai Dinakarrao
ACM Great Lakes Symposium on VLSI 2021: 195-200 (GLSVLSI 2021)
- (143) “*RANE: An Open-Source Formal De-obfuscation Attack for Reverse Engineering of Logic Encrypted Circuits.*” **GLSVLSI**
Shervin Roshanisefat, Hadi Mardani Kamali, **Houman Homayoun**, Avesta Sasan
ACM Great Lakes Symposium on VLSI 2021: 221-228 (GLSVLSI 2021)
- (142) “*Machine Learning-Assisted Website Fingerprinting Attacks with Side-Channel Information: A Comprehensive Analysis and Characterization*” **ISQED**
Han Wang, Hossein Sayadi, Avesta Sasan, Sai Manoj P. D., Setareh Rafatirad, Houman Homayoun
International Symposium on Quality Electronic Design (ISQED 2021): 79-84
- (141) “*When Machine Learning Meets Hardware Cybersecurity: Delving into Accurate Zero-Day Malware Detection.*” **ISQED**
Zhangying He, Tahereh Miari, Hosein Mohammadi Makrani, Mehrdad Aliasgari, **Houman Homayoun**, Hossein Sayadi
International Symposium on Quality Electronic Design (ISQED 2021): 85-90
- (140) “*Diverse Knowledge Distillation (DKD): A Solution for Improving The Robustness of Ensemble Models Against Adversarial Attacks.*” **ISQED**
Ali Mirzaeian, Jana Kosecka, **Houman Homayoun**, Tinoosh Mohsenin, Avesta Sasan
International Symposium on Quality Electronic Design, 319-324, (ISQED 2021)
- (139) “*Conditional Classification: A Solution for Computational Energy Reduction*” **ISQED**
Ali Mirzaeian, Sai Manoj, Ashkan Vakil, **Houman Homayoun**, Avesta Sasan
International Symposium on Quality Electronic Design 325-330, (ISQED 2021)
- (138) “*ChaoLock: Yet Another SAT-hard Logic Locking using Chaos Computing.*” **ISQED**
Hadi Mardani Kamali, Kimia Zamiri Azar, Houman Homayoun, Avesta Sasan
International Symposium on Quality Electronic Design 387-394, (ISQED 2021)
- (137) “*A fast method to fine-tune neural networks for the least energy consumption on fpgas*” **ICLRW**
Morteza Hosseini, Mohammad Ebrahimabadi, Arnab Neelim Mazumder, **Houman Homayoun**, Tinoosh Mohsenin
Proceedings of the Hardware Aware Efficient Training workshop of ICLR 2021

2020

- (136) “*NESTA: Hamming Weigh Compression-Based Neural Proc. Engine*” **ASPDAC**
Ali Mirzaeian, **Houman Homayoun**, Avesta Sasan
25th Asia and South Pacific Design Automation Conference (ASP-DAC 2020).
- (135) “*Mitigating Cache-Based Side-Channel Attacks Through Randomization: A Comprehensive System And Architecture Level Analysis*” **DATE**
Han Wang, Hossein Sayadi, Liang Zhao, Tinoosh Mohsenin, Avesta Sasan, Setareh Rafatirad, **Houman Homayoun**
Design, Automation & Test in Europe, (DATE 2020).
- (134) “*Estimating the Circuit De-Obfuscation Runtime based on Graph Deep Learning*” **DATE**
Zhiqian Chen, Gaurav Kolhe, Setareh Rafatirad, Chang-Tien Lu, Sai Manoj Pudukotai Dinakarrao, **Houman Homayoun**, and Liang Zhao
Design, Automation & Test in Europe, (DATE 2020).
- (133) “*Phased-Guard: Multi-Phase ML Framework for Detection and Identification of Zero-Day Microarchitectural SCAs*” **ICCD**
Han Wang, Hossein Sayadi, Avesta Sasan, Setareh Rafatirad, **Houman Homayoun**

- 38th IEEE International Conference on Computer Design (ICCD), Hartford, Connecticut, USA, 2020
- (132) “HybriDG: Hybrid Dynamic Time Wrapping and Gaussian Distribution Model for Detecting Emerging Zero-day Microarchitectural Side-Channel Attacks” **ICMLA**
Han Wang, Hossein Sayadi, Avesta Sasan, Setareh Rafatirad, **Houman Homayoun**,
19th IEEE International Conference On Machine Learning And Applications (ICMLA), 2020.
- (131) “InterLock: An Intercorrelated Logic and Routing Locking” **(Best Paper Nominee)** **ICCAD**
Hadi M Kamali, Kimia Z Azar, Houman Homayoun, Avesta Sasan
IEEE/ACM International Conference on Computer-Aided Design, (ICCAD 2020).
- (130) “Hybrid-Shield: Accurate and Efficient Cross-Layer Countermeasure for Run-Time Detection and Mitigation of Cache-Based Side-Channel Attacks” **ICCAD**
Han Wang, Hossein Sayadi, Avesta Sasan, Setareh Rafatirad, **Houman Homayoun**.
IEEE/ACM International Conference on Computer-Aided Design, (ICCAD 2020).
- (129) “NNgSAT: Neural Network guided SAT Attack on Logic Locked Complex Structures” **ICCAD**
Kimia Z Azar, Hadi M Kamali, Houman Homayoun, Avesta Sasan.
IEEE/ACM International Conference on Computer-Aided Design, (ICCAD 2020).
- (128) “Recent Advancements in Microarchitectural Security: Review of Machine Learning Countermeasures” **MWSCAS**
Hossein Sayadi, Han Wang, Tahereh Miari, Hosein Mohammadi Makrani, Mehrdad Aliasgari, Setareh Rafatirad, **Houman Homayoun**
2020 IEEE 63rd International Midwest Symposium on Circuits and Systems: 949-952
- (127) “SCRAMBLE: The State, Connectivity and Routing Augmentation Model for Building Logic Encryption” **(Best Paper Nominee)** **ISVLSI**
Hadi Mardani Kamali, Kimia Zamiri Azar, **Houman Homayoun**, Avesta Sasan
IEEE Computer Society Annual Symposium on VLSI 2020: 153-159
- (126) “CSCMAC - Cyclic Sparsely Connected Neural Network Manycore Accelerator” **ISQED**
Hirenkumar Paneliya, Morteza Hosseini, Avesta Sasan, **Houman Homayoun**, Tinoosh Mohsenin:
International Symposium on Quality Electronic Design ISQED 2020: 311-316
- (125) “Entropy-Shield: Side-Channel Entropy Maximization for Timing-based Side-Channel Attacks” **ISQED**
Abhijit Dhavle, Raj Mehta, Setareh Rafatirad, Houman Homayoun, Sai Manoj Pudukotai Dinakarrao:
IEEE International Symposium on Quality Electronic Design ISQED 2020: 161-166
- (124) “SATConda: SAT to SAT-Hard Clause Translator. International Symposium on Quality Electronic Design” **ISQED**
Rakibul Hassan, Gaurav Kolhe, Setareh Rafatirad, **Houman Homayoun**, Sai Manoj Pudukotai Dinakarrao:
IEEE International Symposium on Quality Electronic Design ISQED 2020: 155-160
- (123) “LASCA: Learning Assisted Side Channel Delay Analysis for Hardware Trojan Detection” **ISQED**
Ashkan Vakil, Farnaz Behnia, Ali Mirzaeian, **Houman Homayoun**, Naghmeh Karimi, Avesta Sasan:
International Symposium on Quality Electronic Design ISQED 2020: 40-45
- (122) “Code-Bridged Classifier (CBC): A Low or Negative Overhead Defense for Making a CNN Classifier Robust Against Adversarial Attacks” **ISQED**
Farnaz Behnia, Ali Mirzaeian, Mohammad Sabokrou, Saj Manoj, Tinoosh Mohsenin, Khaled N. Khasawneh, Liang Zhao, **Houman Homayoun**, Avesta Sasan:
International Symposium on Quality Electronic Design ISQED 2020: 27-32
- (121) “SCARF: Detecting Side-Channel Attacks at Real-time using Low-level Hardware Features” **IOLTS**
Han Wang, Hossein Sayadi, Setareh Rafatirad, Avesta Sasan, **Houman Homayoun**:
26th IEEE International Symposium on On-Line Testing and Robust System Design (IOLTS) 2020:
1-6
- (120) “On Designing Secure and Robust Scan Chain for Protecting Obfuscated Logic” **GLSVLSI**

Hadi Mardani Kamali, Kimia Zamiri Azar, **Houman Homayoun**, Avesta Sasan:
ACM Great Lakes Symposium on VLSI 2020: 217-222

- (119) “*Comprehensive Evaluation of Machine Learning Countermeasures for Detecting Microarchitectural Side-Channel Attacks*” **GLSVLSI**
Han Wang, Hossein Sayadi, Avesta Sasan, Setareh Rafatirad, Tinoosh Mohsenin, **Houman Homayoun**:
ACM Great Lakes Symposium on VLSI 2020: 181-186
- (118) “*StealthMiner: Specialized Time Series Machine Learning for Run-Time Stealthy Malware Detection based on Microarchitectural Features.*” **GLSVLSI**
Hossein Sayadi, Yifeng Gao, Hosein Mohammadi Makrani, Tinoosh Mohsenin, Avesta Sasan, Setareh Rafatirad, Jessica Lin, **Houman Homayoun**:
ACM Great Lakes Symposium on VLSI 2020: 175-180
- (117) “*Energy-Efficient Hardware for Language Guided Reinforcement Learning*” **GLSVLSI**
Aidin Shiri, Arnab Neelim Mazumder, Bharat Prakash, Nitheesh Kumar Manjunath, **Houman Homayoun**, Avesta Sasan, Nicholas R. Waytowich, Tinoosh Mohsenin
ACM Great Lakes Symposium on VLSI 2020: 131-136
- (116) “*DFSSD: Deep Faults and Shallow State Duality, A Provably Strong Obfuscation Solution for Circuits with Restricted Access to Scan Chain*” **VTS**
Shervin Roshanifasfat, Hadi Mardani Kamali, Kimia Zamiri Azar, Manoj Sai, Naghmeh Karimi, **Houman Homayoun**, Avesta Sasan.
IEEE VLSI Test Symposium (VTS 2020).

2019

- (115) “*Security and Complexity Analysis of LUT-based Obfuscation: From Blueprint to Reality*” **(Best Paper Nominee)** **ICCAD**
Gaurav Kolhe, Hadi Mardani Kamali, Miklesh Naicker, Tyler David Sheaves, Hamid Mahmoodi, Sai Manoj Pudukotai Dinakarrrao, **Houman Homayoun**, Setareh Rafatirad, Avesta Sasan.
IEEE/ACM International Conference on Computer-Aided Design, (ICCAD 2019).
- (114) “*Deep Multi-attributed Graph Translation with Node-Edge Co-evolution*” **(Best Paper Award)** **ICDM**
Xiaojie Guo, Liang Zhao, Cameron Nowzari, Setareh Rafatirad, **Houman Homayoun**, Sai Manoj Pudukotai Dinakarrrao
19th IEEE International Conference on Data Mining (ICDM 2019).
- (113) “*DynGraph2Seq: Dynamic-Graph-to-Sequence Interpretable Learning for Health Stage Prediction in Online Health Forums*” **ICDM**
Yuyang Gao, Lingfei Wu, **Houman Homayoun**, Liang Zhao
19th IEEE International Conference on Data Mining (ICDM 2019).
- (112) “*TCD-NPE: A Re-configurable and Efficient Neural Processing Engine, Powered by Novel Temporal-Carry-deferring MACs*” **RECONFIG**
Ali Mirzaeian, **Houman Homayoun** and Avesta Sasan
IEEE International Conference on Reconfigurable Computing and FPGAs, (Reconfig 2019).
- (111) “*Sequence-Crafter: Side-Channel Entropy Minimization to Thwart Timing-Based Side-Channel Attacks*” **CASES**
Abhijit Dhaville, Sahil Bhat, Setareh Rafatirad, **Houman Homayoun**
Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems Companion (CASES 2019).
- (110) “*SAT to SAT-hard Clause Translator*” **CASES**
Rakibul Hassan, Setareh Rafatirad, **Houman Homayoun**, Sai Manoj Pudukotai Dinakarrrao
Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems Companion (CASES 2019).

- (109) “Resource-Efficient Wearable Computing for Real-Time Reconfigurable Machine Learning: A Cascading Binary Classification” **BSN**
 Mahdi Pedram, Seyed Ali Rokni, Marjan Nourollahi, **Houman Homayoun**, Hassan Ghasemzadeh
 16th IEEE International Conference on Wearable and Implantable Body Sensor Networks. (BSN 2019).
- (108) “Parallel Multi-View Graph Matrix Completion for Large Input Matrix” **CCWC**
 Arezou Koochi, **Houman Homayoun**
 2019 IEEE 9th Annual Computing and Communication Workshop and Conference (CCWC 2019).
- (107) “Pyramid: Machine Learning Framework to Estimate the Optimal Timing and Resource Usage of a High-Level Synthesis Design” **FPL**
 Hosein Mohammadi Makrani, Farnoud Farahmand, Hossein Sayadi, Sara Bondi, Sai Manoj Pudukotai Dinakarrao, **Houman Homayoun**, Setareh Rafatirad
 29th International Conference on Field Programmable Logic and Applications. (FPL 2019)
- (106) “Mitigating the Performance and Quality of Parallelized Compressive Sensing Reconstruction Using Image Stitching” **GLSVLSI**
 Mahmoud Namazi, Hosein Mohammadi Makrani, Zhi Tian, Setareh Rafatirad, Mohamad Hosein Akbari, Avesta Sasan, **Houman Homayoun**
 ACM Great Lakes Symposium on VLSI. (GLSVLSI 2019).
- (105) “Threats on Logic Locking: A Decade Later” **GLSVLSI**
 Kimia Zamiri Azar, Hadi Mardani Kamali, **Houman Homayoun**, Avesta Sasan
 ACM Great Lakes Symposium on VLSI. (GLSVLSI 2019).
- (104) “On Custom LUT-based Obfuscation” **GLSVLSI**
 Gaurav Kolhe, Sai Manoj P. D., Setareh Rafatirad, Hamid Mahmoodi, Avesta Sasan, **Houman Homayoun**
 ACM Great Lakes Symposium on VLSI. (GLSVLSI 2019).
- (103) “ECoST: Energy-Efficient Co-Locating and Self-Tuning MapReduce Applications” **ICPP**
 Maria Malik, Hassan Ghasemzadeh, Tinoosh Mohsenin, Rosario Cammarota, Liang Zhao, Avesta Sasan, **Houman Homayoun**, Setareh Rafatirad
 48th International Conference on Parallel Processing. (ICPP 2019).
- (102) “COMA: Communication and Obfuscation Management Architecture” **RAID**
 Kimia Zamiri Azar, Farnoud Farahmand, Hadi Mardani Kamali, Shervin Roshanifefat, **Houman Homayoun**, William Diehl, Kris Gaj, Avesta Sasan
 22nd International Symposium on Research in Attacks, Intrusions and Defenses. (RAID 2019).
- (101) “Adversarial Attack on Microarchitectural Events based Malware Detectors” **DAC**
 Abhijit Dhalve, Sairaj Kiran Amberkar, Sahil Bhat, Hossein Sayadi, Nisarg Patel, Sai Manoj P. D., Avesta Sasan, Setareh Rafatirad, **Houman Homayoun**
 ACM/IEEE 56th Design Automation Conference. (DAC 2019).
- (100) “Full-Lock: Hard Distributions of SAT instances for Obfuscating Circuits using Fully Configurable Logic Blocks” **DAC**
 Hadi Mardahi, **Houman Homayoun**, Avesta Sasan
 ACM/IEEE 56th Design Automation Conference. (DAC 2019).
- (99) “On the Complexity Reduction of Dense Layers from $O(N^2)$ to $O(N \log N)$ with Cyclic Sparsely Connected Layers” **DAC**
 S. Morteza Hoseini, Mark Horton, Hirenkumar Paneliya, Uttej Kallakuri, **Houman Homayoun**, Tinoosh Mohsenin
 ACM/IEEE 56th Design Automation Conference. (DAC 2019).
- (98) “2SMaRT: A Two-Stage Machine Learning-Based Approach for Run-Time Specialized Hardware-Assisted Malware Detection” **DATE**
 Hossein Sayadi, Hosein Mohammadi Makrani, Sai Manoj Pudukotai Dinakarrao, Tinoosh Mohsenin, Avesta Sasan, Setareh Rafatirad and **Houman Homayoun**

Design, Automation & Test in Europe, (DATE 2019)

- (97) *“Lightweight Node-level Malware Detection and Network-level Malware Confinement in IoT Networks”* **DATE**
Sai Manoj Pudukotai Dinakarrao, Hossein Sayadi, Hosein Mohammadi Makrani, Cameron Nowzari, Setareh Rafatirad and **Houman Homayoun**
Design, Automation & Test in Europe, (DATE 2019)
- (96) *“XPPE: a cross platform performance estimation of OpenCV kernels on FPGA devices”* **ASPDAC**
Hosein Makrani, Sara Bondi, **Houman Homayoun (Invited Talk)**
24th Asia and South Pacific Design Automation Conference, (ASPDAC 2019)
- (95) *“IR-ATA: IR Annotated Timing Analysis, A Flow for Closing the Loop Between PDN design, IR Analysis & Timing Closure”* **ASPDAC**
Ashkan Vakil, **Houman Homayoun**, Avesta Sasan
24th Asia and South Pacific Design Automation Conference, (ASPDAC 2019)
- (94) *“Exploiting Energy-Accuracy Trade-off through Contextual Awareness in Multi-Stage Convolutional Neural Networks”* **ISQED**
Katayoun Neshatpour, **Houman Homayoun**, Avesta Sasan **(Invited Talk)**
20th International Symposium on Quality of Electronic Design, (ISQED 2019)

2018

- (93) *“Ensemble Learning for Hardware-Based Malware Detection: A Comprehensive Analysis and Classification”* **DAC**
Hossein Sayadi, Nisarg Patel, Sai Manoj P. D., Avesta Sasan, Setareh Rafatirad, **Houman Homayoun**
ACM/IEEE 55th Design Automation Conference. (DAC 2018).
- (92) *“ICNN: An Iterative Implementation of Convolutional Neural Networks to Enable Energy and Computational Complexity Aware Dynamic Approximation”* **DATE**
Katayoun Neshatpour, Farnaz Behnia, **Houman Homayoun**, Avesta Sasan
Design, Automation & Test in Europe, (DATE 2018).
- (91) *“Efficient Utilization of Adversarial Training towards Robust Machine Learners and its Analysis”*. **ICCAD**
Sai Manoj P D, Sairaj Amberkar, Setareh Rafatirad, **Houman Homayoun**.
IEEE/ACM International Conference on Computer Aided Design, Special Session (ICCAD 2018).
- (90) *“Hardware-Assisted Security: Understanding Security Vulnerabilities, Emerging Attacks and Existing Defenses”* **CASES**
Sai Manoj Pudukotai Dinakarrao, Ferdinand Brassler, Lucas Davi, Abhijit Dhavle, Tommaso Frassetto, Setareh Rafatirad, Ahmad-Reza Sadeghi, Hossein Sayadi, and Shaza Zeitouni, **Houman Homayoun**
In Proceedings of the 2018 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, (CASES 2018).
- (89) *“Power Conversion Efficiency-Aware Mapping of Multithreaded Applications on Heterogeneous Architectures: A Comprehensive Parameter Tuning”* **ASPDAC**
Hossein Sayadi, Divya Pathak, Ioannis Savidis, **Houman Homayoun**
23rd Asia and South Pacific Design Automation Conference, (ASPDAC 2018)
- (88) *“Design Space Exploration for Acceleration of Machine Learning Applications”*. **FCCM**
Katayoun Neshatpour, **Houman Homayoun**.
The 26th IEEE International Symposium on Field-Programmable Custom Computing Machines, (FCCM 2018).
- (87) *“Main-Memory Requirements of Big Data Applications on Commodity Server Platform”*. **CCGRID**
Hosein Mohammadi Makrani, Setareh Rafatirad and **Houman Homayoun**.
18th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing, (CCGRID 2018).
- (86) *“Energy-aware and Machine Learning-based Resource Provisioning of In-Memory Analytics on Cloud”*. **SOCC**

- Hosein Mohammadi Makrani, Hossein Sayadi, Devang Motwani, Han Wang, Setareh Rafatirad,
Houman Homayoun.
ACM Symposium on Cloud Computing 2018 (SoCC 2018)
- (85) “*A Scalable and Low Power DCNN for Multimodal Data Classification*” **RECONFIG**
Ali Jafari, Morteza Hosseini, **Houman Homayoun** and Tinoosh Mohsenin
IEEE International Conference on Reconfigurable Computing and FPGAs, (Reconfig 2018)
- (84) “*Comprehensive Assessment of Run-Time Hardware-Supported Malware Detection Using General and Ensemble Learning*”. **CF**
Hossein Sayadi, Sai Manoj, Setareh Rafatirad, **Houman Homayoun.**
ACM International Conference on Computing Frontiers (CF 2018).
- (83) “*Understanding and Benchmarking the Capabilities and Limitations of SAT Solvers in Defeating Obfuscation Schemes*” **IOLTS**
Shervin Roshanisefat, Harshith Thirumala, **Houman Homayoun**, Kris Gaj, Avesta Sasan
24th IEEE International Symposium on On-Line Testing and Robust System Design. (IOLTS 2018)
- (82) “*Architectural Considerations for FPGA Acceleration of Machine Learning Applications in MapReduce*”. **SAMOS**
Katayoun Neshatpour, Hosein Mohammadi Mokrani, Avesta Sasan, Hassan Ghasemzadeh, Setareh Rafatirad, **Houman Homayoun.**
International Symposium on Systems, Systems, Architectures, Modeling and Simulation. *SAMOS XVIII 2018*, Samos, Greece.
- (81) “*A comprehensive Memory Analysis of Data Intensive Workloads on Server Class Architecture*”. **MEMSYS**
Hosein Mohammadi Makrani, Hossein Sayadi, Sai Manoj Pudukotai Dinakarra, Setareh Rafatirad, **Houman Homayoun.**
The International Symposium on Memory Systems (MEMSYS 2018).
- (80) “*Compressive Sensing on Storage Data: An Effective Solution to Alleviate I/O Bottleneck in Data Intensive Workloads*”. **ASAP**
Hosein Mohammadi Makrani, Hossein Sayadi, Sai Manoj Pudukotai Dinakarra, Setareh Rafatirad, **Houman Homayoun.**
The 29th Annual IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP 2018)
- (79) “*LUT-Lock: A Novel LUT-based Logic Obfuscation for FPGA-Bitstream and ASIC-Hardware Protection*”. **ISVLSI**
Hadi Mardani Kamali, Kimia Zamiri Azar, Kris Gaj, **Houman Homayoun**, Avesta Sasan.
IEEE Computer Society Annual Symposium on VLSI, (ISVLSI 2018).
- (78) “*Customized Machine Learning-Based Hardware-Assisted Malware Detection in Embedded Devices*”. **TRUSTCOM**
Hossein Sayadi, Hosein Mohammadi Makrani, Onkar Randive, Sai Manoj Pudukotai Dinakarra, Setareh Rafatirad, **Houman Homayoun.**
17th IEEE International Conference On Trust, Security And Privacy In Computing And Communications (TrustCom).
- 2017**
- (77) “*MeNa: A Memory Navigator for Modern Hardware in Scale-out Environment*” **IISWC**
Hosein Makrani, **Houman Homayoun**
2017 IEEE International Symposium on Workload Characterization, (IISWC 2017).
- (76) “*Co-Locating and Concurrent Fine-Tuning MapReduce Applications on Microservers for Energy Efficiency*” **IISWC**
Maria Malik, Dean Tullsen, **Houman Homayoun**
2017 IEEE International Symposium on Workload Characterization, (IISWC 2017).
- (75) “*Memory Requirements of Hadoop, Spark, and MPI Based Big Data Applications on Commodity Server Class Architecture*” **IISWC**
Hosein Makrani, **Houman Homayoun**

- 2017 IEEE International Symposium on Workload Characterization, (IISWC 2017).
- (74) “*Analyzing Hardware Based Malware Detectors*” **DAC**
Nisarg Patel and **Houman Homayoun**
ACM/IEEE 54th Design Automation Conference. (DAC 2017).
- (73) “*Big vs Little Core for Energy-Efficient Hadoop Computing*” **DATE**
Maria Malik, Katayoun Neshatpour, Tinoosh Mohsenin, Avesta Sasan and **Houman Homayoun**
Design, Automation & Test in Europe, (DATE 2017).
- (72) “*LESS: Big Data Sketching and Encryption on Low Power Platform*” **DATE**
Amey Kulkarni, Colin Shea, **Houman Homayoun** and Tinoosh Mohsenin
Design, Automation & Test in Europe, (DATE 2017).
- (71) “*Spatial and Temporal Scheduling of Clock Arrival Times for IR Hot-Spot Mitigation, Reformulation of Peak Current Reduction*” **ISLPED**
Bhoopal Gunna, Lakshmi Bhamidipati, **Houman Homayoun** and Avesta Sasan
ACM/IEEE International Symposium on Low Power Electronics and Design, (ISLPED 2017).
- (70) “*A Power Delivery Network and Cell Placement Aware IR-Drop Mitigation Technique: Harvesting Unused Timing Slacks to Schedule Useful Skews*” **ISVLSI**
Lakshmi Bhamidipati, Bhoopal Gunna, **Houman Homayoun**, Avesta Sasan
IEEE Computer Society Annual Symposium on VLSI, (ISVLSI 2017).
- (69) “*Machine Learning-based Approaches for Energy Efficiency Prediction and Scheduling in Composite Cores Architectures*” **ICCD**
Hossein Sayadi, Avesta Sasan, **Houman Homayoun**
IEEE International Conference on Computer Design (ICCD 2017).
- (68) “*Understanding the Role of Memory Subsystem on Performance and Energy-Efficiency of Hadoop Applications*” (**Invited Talk**) **IGSC**
Hosein Makrani, Shahab Tabatabaei, Setareh Rafatirad and **Houman Homayoun**
The Eighth International Green and Sustainable Computing Conference, (IGSC 2017).
- (67) “*Scheduling Multithreaded Applications onto Heterogeneous Composite Cores Architectures*” **IGSC**
Hossein Sayadi, **Houman Homayoun**
The Eighth International Green and Sustainable Computing Conference, (IGSC 2017).
- (66) “*Work Load Scheduling For Multi Core Systems With Under-Provisioned Power Delivery*” **GLSVLSI**
Divya Pathak, **Houman Homayoun**, Ioannis Savidis
27th ACM International Conference of the Great Lakes Symposium on VLSI, (GLSVLSI 2017).
- 2016**
- (65) “*Big Data Analytics on Heterogeneous Accelerator Architectures*” (**Invited Talk**) **CODES+ISSS**
Katayoun Neshatpour, Avesta Sasan, **Houman Homayoun**
IEEE/ACM International Conference on Hardware/Software Codesign and System Synthesis, (CODES+ISSS) 2016.
- (64) “*Dynamic Single and Dual Rail Spin Transfer Torque Look Up Tables with Enhanced Robustness under CMOS and MTJ Process Variations*” **ICCD**
Aliyar Attaran, Hassan Salmani, **Houman Homayoun** and Hamid Mahmoodi
IEEE International Conference on Computer Design (ICCD), 2016.
- (63) “*Hybrid STT-CMOS Designs for Reverse-Engineering Prevention*” **DAC**
Ted Winograd, Hassan Salmani, Hamid Mahmoodi, Kris Gaj, **Houman Homayoun**
ACM/IEEE 53rd Design Automation Conference. (DAC 2016).
- (62) “*Characterizing Hadoop Applications on Microservers for Performance and Energy Efficiency Optimizations*” **ISPASS**
Maria Malik, Setareh Rafatirad, Rajiv Joshi, **Houman Homayoun**
IEEE International Symposium on Performance Analysis of Systems and Software, (ISPASS) 2016.
- (61) “*Comparative Analysis of Hybrid Magnetic Tunnel Junction and CMOS Logic Circuits*”. **SOCC**

- Darya Almasi, **Houman Homayoun**, Hassan Salmani, Hamid Mahmoodi
29th IEEE International System-on-Chip Conference (SOCC), 2016.
- (60) "*Heterogeneous Chip Multiprocessor Architectures for Big Data Applications*". (**Invited Talk**) **CF**
Houman Homayoun
ACM International Conference on Computing Frontiers (CF) 2016.
- (59) "*Low-Power ManyCore Accelerator for Personalized Biomedical Applications*" (**Best Paper Award**) **GLSVLSI**
Adam Page, Nasrin Attaran, Colin Shea, **Houman Homayoun**, Tinoosh Mohsenin
ACM International Conference of the Great Lakes Symposium on VLSI, (GLSVLSI) 2016.
- (58) "*Architecture Exploration for Energy-Efficient Embedded Vision Applications: From General Purpose Processor to Domain Specific Accelerator*". **ISVLSI**
Maria Malik, Farnoud Farahmand, Paul Otto, Nima Akhlaghi, Tinoosh Mohsenin, Siddhartha Sikdar, **Houman Homayoun**.
IEEE Computer Society Annual Symposium on VLSI, (ISVLSI) 2016).
- (57) "*Load Balanced On-Chip Power Delivery for Average Current Demand*" **GLSVLSI**
Divya Pathak, Mohammad Hajkazemi, Mohammad Tavana, Houman Homayoun and Ioannis Savidis
ACM International Conference of the Great Lakes Symposium on VLSI, (GLSVLSI) 2016.
- (56) "*Reliability Analysis of Spin Transfer Torque Based Look Up Tables Under Process Variations*" **ISCAS**
Ragh Kuttappa, Hassan Salmani, Hamid Mahmoodi, **Houman Homayoun**
IEEE International Symposium on Circuits and Systems, (ISCAS) 2016.
- (55) "*Energy Efficient On-Chip Power Delivery with Run-Time Voltage Regulator Clustering*" **ISCAS**
Divya Pathak, Mohammad Khavari Tavana, Mohammad Hossein Hajkazemi, **Houman Homayoun**
and Ioannis Savidis
IEEE International Symposium on Circuits and Systems, (ISCAS) 2016.
- (54) "*Big Biomedical Image Processing Hardware Acceleration: A Case Study for K-means and Image Filtering*". (**Invited Special Session Talk**) **ISCAS**
Katayoun Neshatpour, Arezou Koochi, Maria Malik, Setareh Rafatirad, Avesta Sasan, **Houman Homayoun**
IEEE International Symposium on Circuits and Systems, (ISCAS) 2016.
- (53) "*Preventing Design Reverse Engineering with Reconfigurable Spin Transfer Torque LUT Gates*". **ISQED**
Ted Winograd, Hasan Salmani, Hamid Mahmoodi, **Houman Homayoun**
17th International Symposium on Quality of Electronic Design, (ISQED) 2016.
- (52) "*Co-Clustering Of Diseases, Genes, And Drugs For Identification Of Their Related Gene Modules*". **ICACI**
Arezou Koochi, **Houman Homayoun**, Jie Xu, Mahdi Orooji
Eighth International Conference on Advanced Computational Intelligence, (ICACI) 2016).
- 2015**
- (51) "*System and Architecture Level Characterization of Big Data Applications on Big and Little Core Server Architectures*". **BIGDATA**
Maria Malik, Setareh Rafatirad, **Houman Homayoun**
IEEE BigData Conference 2015.
- (50) "*Energy-Efficient Acceleration of Big Data Analytics Applications Using FPGAs*". **BIGDATA**
Katayoun Neshatpour, Maria Malik, Mohammad Ali Ghodrat, Avesta Sasan, **Houman Homayoun**.
IEEE BigData Conference 2015.
- (49) "*Wide I/O or LPDDR? Exploration and Analysis of Performance, Power and Temperature Trade-offs of Emerging DRAM Technologies in Embedded MPSoCs*". **ICCD**
Mohammad Hossein Hajkazemi, Mohammad Khavari Tavana and **Houman Homayoun**
IEEE International Conference on Computer Design (ICCD), 2015.
- (48) "*Big Data on Low Power Cores Are Low Power Embedded Processors a Good Fit for the Big Data Workloads?*". **ICCD**
Maria Malik and **Houman Homayoun**

- IEEE International Conference on Computer Design (ICCD), 2015.
- (47) "*Realizing Complexity-Effective On-Chip Power Delivery for Many-Core Platforms by Exploiting Optimized Mapping*". **ICCD**
 Mohammad Khavari Tavana, Divya Pathak, Mohammad Hossein Hajkazemi, Maria Malik, Ioannis Savidis and **Houman Homayoun**
 IEEE International Conference on Computer Design (ICCD), 2015.
- (46) "*Power and Performance Characterization, Analysis and Tuning for Energy-efficient Edge Detection on Atom and ARM Based Platforms*". **ICCD**
 Paul Otto, Maria Malik, Nima Akhlaghi, Rebel Sequeira, **Houman Homayoun** and Siddhartha Sikdar
 IEEE International Conference on Computer Design (ICCD), 2015.
- (45) "*Accelerating Big Data Analytics Using FPGAs*". **FCCM**
 Katayoun Neshatpour, Maria Malik, Mohammad Ali Ghodrat, **Houman Homayoun**.
 The 23rd IEEE International Symposium on Field-Programmable Custom Computing Machines, (FCCM 2015).
- (44) "*ElasticCore: Enabling Dynamic Heterogeneity with Joint Core and Voltage/Frequency Scaling*". **DAC**
 Mohammad Khavari Tavana, Mohammad Hajkazemi, Divya Pathak, Ioannis Savidis, **Houman Homayoun**
 ACM/IEEE 52TH Design Automation Conference. (DAC 2015).
- (43) "*Just-in-time component-wise power and thermal modeling*". **CF**
 Shah Mohammad Faizur Rahman, Qing Yi, **Houman Homayoun**
 2015 ACM International Conference on Computing Frontiers, (CF 2015).
- (42) "*Accelerating Machine Learning Kernels in Hadoop Using FPGAs*". **CCGRID**
 Katayoun Neshatpour, Maria Malik, Mohammad Ali Ghodrat, **Houman Homayoun**
 15th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing, 2015.
- (41) "*Adaptive Bandwidth Management for Performance-Temperature Trade-offs in Heterogeneous HMC+DDR_x Memory*". **GLSVLSI**
 Mohammad Hossein Hajkazemi, Michael Chorney, Reyhaneh Jabbarvand Behrouz, Mohammad Khavari Tavana and **Houman Homayoun**.
 25th ACM International Conference of the Great Lakes Symposium on VLSI, (GLSVLSI 2015).
- (40) "*Revisiting Dynamic Thermal Management Exploiting Inverse Thermal Dependence*". **GLSVLSI**
 Katayoun Neshatpour, Amin Khajeh-Djahromi, Wayne Burleson, **Houman Homayoun**.
 25th ACM International Conference of the Great Lakes Symposium on VLSI, (GLSVLSI 2015).
- 2014**
- (39) "*Energy-efficient mapping of biomedical applications on domain-specific accelerator under process variation*". **ISLPED**
 Mohammad Khavari Tavana, Amey M. Kulkarni, Abbas Rahimi, Tinoosh Mohsenin, **Houman Homayoun**.
 ACM/IEEE International Symposium on Low Power Electronics and Design, (ISLPED 2014).
- (38) "*Exploiting STT-NV Technology for Reconfigurable, High Performance, Low Power, and Low Temperature Functional Unit Design*". **DATE**
 Adarsh Reddy Ashammagari, Hamid Mahmoodi, **Houman Homayoun**.
 Design, Automation & Test in Europe, (DATE 2014).
- (37) "*Enabling Dynamic Heterogeneity Through Core on Core Stacking*". (Special Session Talk) **DAC**
 Dean Tullsen, **Houman Homayoun**.
 ACM/IEEE 51TH Design Automation Conference. (DAC 2014).
- (36) "*Modeling and Analysis of Phase Change Materials for Efficient Thermal Management*". **ICCD**
 Fulya Kaplan, Charlie De Vivero, Samuel Howes, Manish Arora, **Houman Homayoun**, Wayne Burleson, Dean Tullsen, Ayse Coskun.
 International Conference on Computer Design (ICCD 2014).

- (35) “*A Parallel and Reconfigurable Architecture for Efficient OMP Compressive Sensing Reconstruction*”. **GLSVLSI**
Amey Kulkarni, **Houman Homayoun** and Tinoosh Mohsenin.
24th ACM International Conference of the Great Lakes Symposium on VLSI, (GLSVLSI 2014).
- (34) “*Reconfigurable STT-NV LUT-based Functional Units to Improve Performance in General-Purpose Processors*”. **GLSVLSI**
Adarsh Reddy, Ashammagari, Hamid Mahmoodi, Tinoosh Mohsenin, Houman Homayoun.
24th ACM International Conference of the Great Lakes Symposium on VLSI, (GLSVLSI 2014).
- (33) “*NVP: Non-uniform Voltage and Pulse width Settings for Power Efficient Hybrid STT-RAM*”. **IGCC**
Reyhaneh Jabbarvand Behrouz, **Houman Homayoun**.
International Green Computing Conference, (IGCC 2014).

2013

- (32) “*VAWOM: Temperature and Process Variation Aware WearOut Management in 3D Multicore Architectures*” **DAC**
Hossein Tajik, **Houman Homayoun**, Nikil Dutt
ACM/IEEE 50TH Design Automation Conference, (DAC 2013).
- (31) “*Low-Current Probabilistic Writes for Power-Efficient MRAM Caches*”. **ICCD**
Nikolaos Strikos, Vasileios Strikos, Xiangyu Dong, **Houman Homayoun**, Dean Tullsen.
International Conference on Computer Design (ICCD), 2013.
- (30) “*REMEDiate: A Scalable Fault-tolerant Architecture for Low-Power NUCA Cache in Tiled CMPs*”. **IGCC**
Abbas Banaiyanmofrad, **Houman Homayoun**, Nikil Dutt.
International Green Computing Conference. (IGCC 2013).
- (29) “*Heterogeneous Memory Management for 3D-DRAM and External DRAM with QoS*” **ASPDAC**
Le-Nguyen Tran, **Houman Homayoun**, Fadi Kurdahi, Ahmed Eltawil.
18th Asia and South Pacific Design Automation Conference (ASP-DAC 2013).
- (28) “*Temperature Aware Thread Migration in 3D Architecture with Stacked DRAM*” **ISQED**
Dali Zhao, **Houman Homayoun**, Alex Veidenbaum.
International Symposium on Quality of Electronic Design (ISQED) 2012.
- (27) “*A Many-core Platform for Biomedical Signal and Image Processing*” **ISQED**
Jordan Bisasky, Tinoosh Mohsenin and **Houman Homayoun**.
International Symposium on Quality of Electronic Design (ISQED) 2012.

2012

- (26) “*Managing Distributed UPS Energy for Effective Power Capping in Data Centers*” **ISCA**
Vasileios Kontorinis, Baris Aksanli, **Houman Homayoun**, John Sampson, Tajana S. Rosing, and Dean M. Tullsen.
International Symposium on Computer Architecture, ISCA 2012. Portland, Oregon.
- (25) “*Dynamically Heterogeneous Cores Through 3D Resource Pooling*” **HPCA**
Houman Homayoun, Vasileios Kontorinis, Ta-Wei Lin, Amirali Shayan and Dean M. Tullsen.
International Symposium on High-Performance Computer Architecture, HPCA 2012. New Orleans, Louisiana.
- (24) “*Hot Peripheral Thermal Management to Mitigate Cache Temperature Variation*” **ISQED**
Houman Homayoun, Mehryar Rahmatian, Vasileios Kontorinis, Shahin Golshan, Dean Tullsen.
13th International Symposium on Quality of Electronic Design (ISQED) 2012.
- (23) “*History & Variation Trained Cache (HVT-Cache): A Process Variation Aware and Fine Grain voltage Scalable Cache with Active Access History Monitoring*” **ISQED**
Avesta Sasan, **Houman Homayoun**, Kiarash Amiri, Ahmed Eltawil and Fadi Kurdahi.
13th International Symposium on Quality of Electronic Design (ISQED) 2012.

2011

- (22) “*FFT-Cache: A Flexible Fault-Tolerant Cache Architecture for Ultra Low Voltage Operation*” **CASES**

Abbas Banaiyan, **Houman Homayoun** and Nikil Dutt.

In Proceedings of the 2011 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, CASES 2011. Taipei, Taiwan.

- (21) “*Reliability-Aware Placement in SRAM-based FPGA for Voltage Scaling Realization in the Presence of Process Variations*” **CODES**
 Shahin Golshan, Amin Khajeh, **Houman Homayoun**, Eli Bozorgzadeh, Ahmed Eltaweel and Fadi Kurdahi.
 In Proceedings of the 9th International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2011. Taipei, Taiwan.

2010

- (20) “*RELOCATE: Register File Local Access Pattern Redistribution Mechanism for Power and Thermal Management in Out-of-Order Embedded Processor*” **HIPEAC**
Houman Homayoun, Aseem Gupta, Alex Veidenbaum, Fadi J. Kurdahi, Nikil Dutt.
 5th International Conference of High Performance Embedded Architectures and Compilers, HiPEAC-2010. Italy.
- (19) “*Post-Synthesis Sleep Transistor Insertion for Leakage Power Optimization in Clock Tree Networks*” **ISQED**
Houman Homayoun, Shahin Golshan, Eli Bozorgzadeh, Fadi Kurdahi, Alex Veidenbaum.
 11th IEEE International Symposium on Quality Electronic Design, ISQED-2010. San Jose, California.
- (18) “*Multiple Sleep Modes Leakage Control In Peripheral Circuits Of A All Major SRAM-Based Processor Units*” **CF**
Houman Homayoun, Avesta Sasan, Aseem Gupta, Alex Veidenbaum, Fadi Kurdahi, Nikil Dutt.
 2010 ACM International Conference on Computing Frontiers, CF-2010. Bertinoro, Italy.
- (17) “*Exploiting Power Budgeting in Thermal-Aware Dynamic Placement for Reconfigurable Systems*” **ISLPED**
 Shahin Golshan, Kazutoshi Wakabayashi, Benjamin Carrión Schäfer, **Houman Homayoun**, Elaheh Bozorgzadeh.
 ACM/IEEE International Symposium on Low Power Electronics and Design, ISLPED 2010.
- (16) “ *$E < MC^2$: Less Energy through Multi-Copy Cache*” **CASES**
 Arup Chakraborty, **Houman Homayoun**, Amin Khejah, Nikil Dutt, Ahmed Eltawil, Fadi Kurdahi.
 In Proceedings of the 2010 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, CASES 2010. Scottsdale, Arizona.

2009

- (15) “*Process Variation Aware Cache for Aggressive Voltage-Frequency Scaling*” **DATE**
 Avesta Makhzan, **Houman Homayoun**, Ahmed Eltawil, Fadi J. Kurdahi.
 Design, Automation & Test in Europe, DATE 2009, Nice, France.
- (14) “*A Fault Tolerant Cache Architecture for Sub 500mV Operation: Resizable Data Composer Cache (RDC-Cache)*” **CASES**
 Avesta Makhzan, **Houman Homayoun**, Ahmed Eltawil, Fadi J. Kurdahi.
 In Proceedings of the 2009 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, CASES 2009. Grenoble, France.

2008

- (13) “*Dynamic Register File Resizing and Frequency Scaling to Improve Embedded Processor Performance and Energy-Delay Efficiency*” **DAC**
Houman Homayoun, Sudeep Pasricha, Mohammad A. Makhzan, Alexander V. Veidenbaum.
 ACM/IEEE 45TH Design Automation Conference, DAC 2008. Anaheim, U.S.A.
- (12) “*Multiple Sleep Mode Leakage Control for Cache Peripheral Circuits in Embedded Processors*” **CASES**
Houman Homayoun, Mohammad Makhzan and Alex Veidenbaum.
 In Proceedings of the 2008 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, CASES 2008. Atlanta, U.S.A.

- (11) “*Adaptive Techniques for Leakage Power Management in L2 Cache Peripheral Circuits*”. **ICCD**
Houman Homayoun, Alex Veidenbaum and Jean-Luc Gaudiot.
 In Proceedings of XXVI IEEE International Conference on Computer Design, *ICCD 2008*. Lake Tahoe, U.S.A.
- (10) “*Improving Performance and Reducing Energy-Delay with Adaptive Resource Resizing for Out-Of-Order Embedded Processors*”. **LCTES**
Houman Homayoun, Sudeep Pasricha, Mohammad A. Makhzan, Alexander V. Veidenbaum.
 ACM SIGPLAN/SIGBED 2008 Conference on Languages, Compilers, and Tools for Embedded Systems, *LCTES 2008*.
- (9) “*ZZ-HVS: Zig-Zag Horizontal and Vertical Sleep Transistor Sharing to Reduce Leakage Power in On-Chip SRAM Peripheral Circuits*”. **ICCD**
Houman Homayoun, Mohammad Makhzan and Alex Veidenbaum.
 In Proceedings of XXVI IEEE International Conference on Computer Design, *ICCD 2008*. Lake Tahoe, U.S.A.
- (8) “*A Centralized Cache Miss Driven Technique to Improve Processor Power Dissipation*”. **SAMOS**
Houman Homayoun, Mohammad Makhzan, Jean-Luc Gaudiot, and Alex Veidenbaum.
 International Symposium on Systems, Systems, Architectures, Modeling and Simulation. *SAMOS VIII 2008*, Samos, Greece.

2007

- (7) “*Reducing Leakage Power in Peripheral Circuit of L2 Caches*”. **ICCD**
Houman Homayoun and Alexander V. Veidenbaum.
 In Proceedings of IEEE International Conference on Computer Design, *ICCD 2007*. Lake Tahoe, U.S.A.

2006

- (6) “*Using Lazy Instruction Prediction to Reduce Processor Wakeup Power Dissipation*”. **ISPASS**
Houman Homayoun and Amirali Baniasadi.
 The 2nd workshop on unique chips and systems, in conjunction with IEEE International Symposium on Performance Analysis of Systems and Software, *IEEE-ISPASS 2006*, Austin, U.S.A.
- (5) “*Reducing Execution Unit Leakage Power in Embedded Processors*”. **SAMOS**
Houman Homayoun and Amirali Baniasadi.
 The 6th International Conference on Embedded Computer Systems, *SAMOS VI-2006*. Samos, Greece.
- (4) “*Reducing the Instruction Queue Leakage Power in Superscalar Processor*”. **CCECE**
Houman Homayoun and Ted H. Szymanski.
 The 19th Annual Canadian Conference on Electrical and Computer Engineering, *CCECE-2006*, Ottawa, Canada.

2005

- (3) “*Analysis of Functional Unit Power Gating in Embedded Processors*”. **VLSISOC**
Houman Homayoun and Amirali Baniasadi.
 IFIP International Conference on Very Large Scale Integration System on Chip *IFIP VLSI-SOC 2005*. Perth, Wetsren Australia.
- (2) “*Thread Scheduling Based on Low Quality Instruction Prediction for Simultaneous Multithreaded Processors*”. **NEWCAS**
Houman Homayoun, Kin F. Li and Setareh Rafatirad.
 The 3rd International IEEE NorthEast Workshop on Circuits and Systems, *IEEE-NEWCAS 2005*. Montreal, Canada.
- (1) “*Functional Unit Power Gating in Simultaneous Multithreaded Processors*”. **PACRIM**
Houman Homayoun, Kin F. Li. and Setareh Rafatirad.
 The IEEE Pacific Rim Conference on Communications, Computers and Signal Processing *IEEE-PACRIM 2005*. Victoria, Canada.

PATENT

- (1) Heterogeneous multi-functional reconfigurable processing-in-memory architecture, U.S. Patent 11,822,651, App. 18425533, 2024/10/3, Sai Manoj Pudukotai Dinakarrao, **Houman Homayoun**, Sathwika Bavikadi.
- (2) Adversarial resilient malware detector randomization method and devices, U.S. Patent 11,822,651, App. 17482077, 2023/11/21, **Houman Homayoun**, Prasant Mohapatra, Han Wang, Setareh Rafatirad.
- (3) Vanishable Logic To Enhance Circuit Security, U.S. Patent 10430618, App. 15290871, 2019/10/1, **Houman Homayoun** and Hamid Mahmoodi.
- (4) Work Load Scheduling For Multi Core Systems With Under-Provisioned Power Delivery, 2018/11/1, US Patent App. 15968348, Ioannis Savidis, Divya Pathak, **Houman Homayoun**

HONORS/AWARDS/RECOGNITIONS

- **Advanced Textiles Association (ATA), International Achievement Award (IAA).** 2024
- **IEEE/ACM Design, Automation & Test in Europe (DATE), Best Paper Nominee** 2024
- **UC Davis College of Engineering Dean's Collaborative Research award (DECOR).** 2021
- **IEEE Senior Member** 2020
- **NSF Computing Innovation (CI) Fellow Mentor** 2020
- **Best Paper Nominee, IEEE Computer Society Annual Symposium on VLSI (ISVLSI).** 2020
- **Best Paper Award, 14th IEEE Dallas Circuits and Systems (DCAS)** 2020
- **ACM 30th GLSVLSI Service Recognition Award** 2020
- **Core Member, Hardware Assurance Group, Systems Engineering Body of Knowledge (SEBoK).** 2020
- **Best Paper Award, 19th IEEE International Conference on Data Mining (ICDM).** 2019
- **Congress budget appropriation for CHEST Center as part of National Defense Authorization Act** 2020-2021
- **Best Paper Nominee, International Conference on Computer Aided Design (ICCAD).** 2019
- **NSF IUCRC Center Award, Center for HW Security.** 2019-2024
- **General Chair, IEEE/ACM 29th ACM Great Lakes Symposium on VLSI.** 2019
- **Technical Program Co-Chair, IEEE/ACM 28th ACM Great Lakes Symposium on VLSI.** 2018
- **"Associate Editor", IEEE Transactions on VLSI.** January 2017-present
- **"Best Paper Award", 26th ACM Great Lakes Symposium on VLSI, GLSVLSI.** May-2016
- **"National Science Foundation 2010 CI Fellowship Award", 280,000\$ (for two years).** September-2010
NSF Award 1019343/CRA Sub Award CIF-B-68
Funded Project: Inter-core Selective Resource Pooling in a 3D Chip Multiprocessor.
- **"ACM Doctoral Dissertation Nominee", UC-Irvine School of Information and Computer Science.** September-2010
(2 out of 31 PhD Dissertations were Nominated)
- **"Outstanding Graduate Student Award", (APSIH-2010)** June-2010
- **"4-Years Chair Fellowship Award", University of California Irvine, 160,000\$** September 2006-September 2010
Computer Science Department.
- **"DAC Student Mentor" Award, Design Automation Conference (DAC),** June-2010
- **"First Place", IEEE Orange County and Western Digital Student Design Contest.** November-2009
8th International System-on-Chip Conference, Exhibit & Workshops, Newport Beach, California.
- **"First Place", IEEE Orange County and Western Digital Student Design Contest.** November-2008
7th International System-on-Chip Conference, Exhibit & Workshops, Newport Beach, California.
- **"DAC Student Mentor" Award, Design Automation Conference (DAC),** June-2008
- **"University Scholarship", McMaster University, Canada.** September 2005-August 2006
- **"NAHAAL Scholarship" for Excellence in Education and Research.** September 2001-August 2002
- **"National Ranking", Rank 55 among more than 500,000 participants.** September -1998
Iran Nationwide Universities Entrance Exam.

STUDENTS

Postdoc (current)

1. Nadir Amin Carreon Rascon, PhD: University of Arizona, Summer 2021-present
2. Syed Mahbub Hafiz, PhD: Indiana University Bloomington, Spring 2021-Present
3. Soheil Salehi, PhD: University of Central Florida, Fall 2020-present

Visiting Scholar (current)

1. Professor Mahdi Orooji, Biomedical Engineering Department, Tarbiat Modares University, Iran, November 2020-Present
2. Najme Nazari, PhD student: University of Tehran, Summer 2020-present

PhD Students (current)

1. Ryan C. Tsang, ECE Department, University of California Davis, Fall 2020-Fall 2024 (expected)
2. Ruijie Fang, ECE Department, University of California Davis, Fall 2020-Fall 2024 (expected)
3. Chongzhou Fang, ECE Department, University of California Davis, Fall 2020-Fall 2024 (expected)
4. Tyler Sheaves, ECE Department, University of California Davis, Fall 2020-Fall 2024 (expected)
5. Saleh Khalaj Monfared, ECE Department, University of California Davis, Winter 2021-Winter 2025 (expected), HW Security
6. Gaurav Kolhe, ECE Department, University of California Davis, Summer 2018 – Summer 2022 (expected)
7. Han Wang, ECE Department, University of California Davis, Fall 2017-Fall 2021 (expected)
8. Ted Winograd, ECE Department, George Mason University, Fall 2013-Fall 2020 (expected), (co-advise with Kris Gaj), Hybrid CMOS+STT Technology for Hardware Security and Trust
9. Ashkan Vakil, ECE Department, George Mason University, Fall 2016 (co-advise with Avesta Sasan), Fall 2016-Fall 2020 (expected)
10. Farnaz Behniya, ECE Department, George Mason University, Spring 2017 (co-advise with Avesta Sasan), Fall 2016-Fall 2020 (expected)
11. Rakib Hassan, ECE Department, George Mason University, (co-advise with Sai Manoj), Fall 2018-Fall 2022 (expected)
12. Ali Mirzaeian, ECE Department, George Mason University, (co-advise with Avesta Sasan), Fall 2017-Fall 2021 (expected), Accelerating Convolutional Neural Networks

Master (with research credits) (current)

1. Sutej Kurkarni, ECE Department, University of California Davis, Winter 2020-present

Undergraduate (research)

1. James Lemkin, CS Department, University of California Davis, Summer 2020-present
2. Ning Miao, ECE Department, University of California Davis, Summer 2020-present
3. Todd Yan, ECE Department, University of California Davis, Summer 2020-present
4. Alexander Gardner, ECE Department, University of California Davis, Summer 2020-present

Alumni

Postdoc

1. Sai Manoj Pudukotai Dinakarrao, PhD: Nanyang Technological University, Singapore, 2017- 2019
First job: Assistant Professor (tenure track), George Mason University

Visiting Scholar

1. Professor Cheol Hong Kim, School of Electronics and Computer Engineering at Chonnam National University, South Korea, Visiting GOAL lab at GMU August 2016-August 2017.

PhD

1. Hosein Mohammadi Makrani, Spring 2021
Dissertation: Applied Machine Learning for Resource Provisioning of Data-Intensive Applications on Scale-Out Platforms and Its Security Challenges
First job: Apple
2. Hossein Sayadi, ECE Department, Summer 2019
Dissertation: Towards Hardware Cybersecurity: Challenges and Solutions
First job: Assistant Professor (tenure-track), California State University, Long Beach
3. Maria Malik, ECE Department, Fall 2013-Spring 2018, System
Dissertation: Architectural and Application level analysis of Big Data Applications for Performance and Energy-Efficiency
First Job: Intel
4. Katayoun Neshatpour, ECE Department, Fall 2013-Summer 2018
Dissertation: Acceleration of Machine-Learning Algorithms for Big Data Applications

First Job: Cadence

5. Arezou Koohi, ECE Department, Fall 2013-Fall 2018
Dissertation: Multi-view Graph Co-clustering and Matrix Completion
First Job: MITRE

Master (with thesis)

1. Mina Neronde, UC Davis, Spring 2021
Thesis: Utilizing HPCs as a Method for Update Malware Detection
Current Job: Intel
2. Sammy Lin, Summer 2019
Thesis: Experimental Testbed for FPGA Acceleration of Apache Spark Machine Learning Workloads
Current job:
3. Sara Bondi Ogburn, Spring 2019
Thesis: Understanding Design Space Exploration of FPGAs for Efficient Accelerated Core Processing
Current job: Boeing
4. Onkar Mahadev Randive, Master of Science, Summer 2018
Thesis: Analyzing Hardware Based Malware Detectors Using Machine Learning Techniques
Current job: USAID
5. Gaurav Kolhe, Master of Science, Summer 2018
Thesis: Security And Complexity Analysis Of LUT-Based Obfuscation: A Comprehensive Study
Current job: PhD Student at GMU
6. Devang Motwani, Master of Science, Summer 2018
Thesis: Comparison of Performance of Big Data Applications in Different Environments
Current job:
7. Saurabh Satish Deshpande, Master of Science, Summer 2018
Thesis: Android Development for Housing Analytics
Current job:
8. Abhimanyu Chopra, Master of Science, Summer 2017
Thesis: Optimal Allocation of Computation in IoT Network
Current job: Software Engineer at Machfu Inc.
9. Gaurav Shenoy, Master of Science, Summer 2016
Thesis: Implementation And Evaluation Of Sat-Based Attacks On Hybrid STT-CMOS Circuits For Reverse Engineering
Current job: Firmware Engineer at SK Hynix Memory Solutions
10. Matthew Drummond, Master of Science, Summer 2015
Thesis: Power and Performance Characterization of Splash2 Benchmarks on Heterogeneous Architecture
Current job: Software Engineer at Boeing
11. Adarsh Reddy Ashammagari, Master of Science, Fall 2013
Thesis: Dynamic Functional Unit Reconfiguration using STT-RAM based Logic for Improving Performance and Mitigating Temperature Rise in Processor Architecture
Current job: Software Engineer at Narvar

Undergraduate (research)

5. Osaze Sheer (Undergraduate Research Scholars Program (URSP)), 2018
6. Nima Namazi (Undergraduate Research Scholar and Senior Design Project), 2018
7. Tatiana Rodrigez (Undergraduate Research Scholar), 2018
8. David Andritsis (Undergraduate Research Scholar and Senior Design Project), 2018
9. Michael Reyes (Senior Design Project), 2017
10. Marjorie Guillen (Senior Design Project), 2017
11. Chris Hall (Senior Design Project), 2017
12. Henry Pham (Senior Design Project), 2016
13. William Johnson (Senior Design Project), 2016
14. Graham Page (Senior Design Project), 2016
15. Mingyu Kim (Senior Design Project), 2016
16. Shayan Mahmoudi (Senior Design Project), 2016
17. Jimmy Mejia (Senior Design Project), 2016
18. Dong Pham (Senior Design Project), 2015

19. Narek Vanetsyan (Senior Design Project), 2015
20. Ismael Khalique (Senior Design Project), 2015
21. Steven Wu (Senior Design Project), 2015
22. Dai Dinh (Senior Design Project), 2015
23. Alexander Tran (Senior Design Project), 2015
24. Daniel Pham (Senior Design Project), 2015

PhD Committee Member

University of California Davis

Qualifying Exam Chair

1. Gaurav Kolhe, Summer 2021
2. Han Wang, Summer 2021
3. Hosein Mohammadi Makrani, Fall 2020

Qualifying Exam Member

4. Suraj Kesavan, Spring 2021 (Advisor: Kwan-Liu Ma)
5. Zheng Fang, Spring 2021 (Advisor: Prasant Mohapatra)
6. Mark Hildebrand, Summer 2020 (Advisor: Jason Lowe-Power)

George Mason University

7. Myeong Lim (Advisor: Jim Jones), 2019
8. Mohamed Elsabagh (Advisor: Angelos Stavrou), 2018
9. Malik Umar Sharif (Advisor: Kris Gaj), 2018
10. Rabia Shahid (Advisor: Kris Gaj), 2018
11. Ahmad Salman (Advisor: Jens Peter Kaps), 2018
12. Bilal Habib (Advisor: Kris Gaj), 2017
13. Fengwei Zhang (Advisor: Angelos Stavrou), 2017
14. Mohammad Atiq Haque (Advisor: Hakan Aydin), 2016
15. Nariman Mirzae (Advisor: Sam Malek), 2016
16. Ehsan Kouroshfar (Advisor: Sam Malek), 2016
17. Pouyan Ahmadi (Advisor: Bijan Jabbari), 2015

Senior Design Project

1. True Optical Pointer, 2019
David Stein, Darren Korch, Namhee Kim, Brandon Cary, Dondre Sheridan, Joey Vipperman
2. High Frame Rate Embedded Vision for UAVs with FPGA, 2018
M. Guillen, Ch. Hall, W. Johnson, G. Page, H. Pham, and M. Reyes
3. Compressive Sensing for Biomedical Data Acceleration on Embedded Low-Power FPGAs, 2017
M. Kim and M. Namazi
4. Remote Motion Controller Using Leap, 2016
D. Andritsis, D. Dinh, D. Pham, A. Tran, S. Wu
5. Remote Sensing and Processing with Low Power Bluetooth and ARM Cortex, 2015
Sh. Mahmoudi, J. Mejia, D.H. Pham, N. Vanetsyan, and I. Khalique

TEACHING EXPERIENCE

- **Instructor**, EEC-172 (Undergraduate-level course), Embedded Systems, Department of Electrical and Computer Engineering, University of California Davis *Spring 2021*
Number of students: 88, Number of responses: 48
Overall Teaching rating: 3.6/5, Overall for the course: 3.6/5
- **Instructor**, EEC-270 (Graduate-level course), Computer Architecture, Department of Electrical and Computer Engineering, University of California Davis *Winter 2021*
Number of students: 27, Number of responses: 17
Overall Teaching rating: 4.2/5, Overall for the course: 4.2/5

- **Instructor**, EEC-290 (Undergraduate-level course), Seminar Series, Department of Electrical and Computer Engineering, University of California Davis Winter 2021
Number of students: 53, Number of responses: 24
Overall Teaching rating: 4.4/5, Overall for the course: 4.5/5
- **Instructor**, EEC-172 (Undergraduate-level course), Embedded Systems, Department of Electrical and Computer Engineering, University of California Davis Winter 2021
Number of students: 53, Number of responses: 23
Overall Teaching rating: 3.4/5, Overall for the course: 3.2/5
- **Instructor**, EEC-170 (Undergraduate-level course), Introduction to Computer Architecture , Department of Electrical and Computer Engineering, University of California Davis Fall 2020
Number of students: 75, Number of responses: 46
Overall Teaching rating: 3.5/5, Overall for the course: 3.4/5
- **Instructor**, EEC-172 (Undergraduate-level course), Embedded Systems, Department of Electrical and Computer Engineering, University of California Davis Spring 2020
Number of students: 90, Number of responses: 35
Overall Teaching rating: 3.9/5, Overall for the course: 3.9/5
- **Instructor**, ECE-681 (graduate-level course), VLSI Design for ASICs, Department of Electrical and Computer Engineering, George Mason University Fall 2018
Number of students: 12, Number of responses: 10
Overall Teaching rating: 4.4, Overall for the course: 4.3/5
- **Instructor**, ECE-611 (graduate-level course), Advanced Microprocessors, Department of Electrical and Computer Engineering, George Mason University Spring 2018
Number of students: 17, Number of responses: 12
Overall Teaching rating: 3.92/5, Overall for the course: 3.83/5
- **Instructor**, ECE-681 (graduate-level course), VLSI Design for ASICs, Department of Electrical and Computer Engineering, George Mason University Fall 2017
Number of students: 19, Number of responses: 18
Overall Teaching rating: 4.1, Overall for the course: 4.00/5
- **Instructor**, ECE-681 (graduate-level course), VLSI Design for ASICs, Department of Electrical and Computer Engineering, George Mason University Fall 2016
Number of students: 23, Number of responses: 22
Overall Teaching rating: 4.73/5, Overall for the course: 4.65/5
- **Instructor**, ECE-445 (Undergraduate-level course), Computer Organization, Department of Electrical and Computer Engineering, George Mason University Fall 2016
Number of students: 57, Number of responses: 29
Overall Teaching rating: 3.34/5, Overall for the course: 3.36/5
- **Instructor**, ECE-681 (graduate-level course), VLSI Design for ASICs, Department of Electrical and Computer Engineering, George Mason University Fall 2015
Number of students: 13, Number of responses: 13
Overall Teaching rating: 4.31/5, Overall for the course: 4.38/5
- **Instructor**, ECE-699 (graduate-level course), Heterogeneous and Green Computing, Department of Electrical and Computer Engineering, George Mason University Spring 2015
Number of students: 9, Number of responses: 9
Overall Teaching rating: 4.5/5, Overall for the course: 4.38/5
- **Instructor**, ECE-611 (graduate-level course), Advanced Microprocessors, Department of Electrical and Computer Engineering, George Mason University Spring 2015
Number of students: 16, Number of responses: 12
Overall Teaching rating: 4.08/5, Overall for the course: 3.92/5

- **Instructor**, ECE-681 (graduate-level course), VLSI Design for ASICs, Department of Electrical and Computer Engineering, George Mason University Fall 2014
Number of students: 23, Number of responses: 19
Overall Teaching rating: 4.84/5, Overall for the course: 4.58/5
- **Instructor**, ECE-611 (graduate-level course), Advanced Microprocessors, Department of Electrical and Computer Engineering, George Mason University Spring 2014
Number of students: 26, Number of responses: 20
Overall Teaching rating: 4.55/5, Overall for the course: 4.24/5
- **Instructor**, ECE-681 (graduate-level course), VLSI Design for ASICs, Department of Electrical and Computer Engineering, George Mason University Fall 2013
Number of students: 13, Number of responses: 11
Overall Teaching rating: 4.09/5, Overall for the course: 3.92/5
- **Instructor**, ECE-611 (graduate-level course), Advanced Microprocessors, Department of Electrical and Computer Engineering, George Mason University Spring 2013
Number of students: 11, Number of responses: 11
Overall Teaching rating: 4.18/5, Overall for the course: 4.00/5
- **Instructor**, ECE-641 (graduate-level course), Computer System Architecture, Department of Electrical and Computer Engineering, George Mason University Fall 2012
Number of students: 15, Number of responses: 14
Overall Teaching rating: 4.50/5, Overall for the course: 4.36/5
- **Group Leader Teaching Assistant**, leadership, management, and manufacturing engineering, University of California, Irvine, The Paul Merage School of Business Fall 2010
- **Teaching Assistant**, Fundamental Data Structures Summer 2010
University of California Irvine, Computer Science Department.
- **Teaching Assistant**, Logic Design Lab Spring 2010
University of California Irvine, Computer Science Department.
- **Teaching Assistant**, Senior Design Project Fall 2009
University of California Irvine, Computer Science Department.
- **Teaching Assistant**, Introduction to Computer Design Fall 2007
University of California Irvine, Computer Science Department.
- **Laboratory and Tutorial Instructor**, Advanced Internet Communications Spring 2006
McMaster University, Electrical and Computer Engineering Department.
- **Laboratory instructor**, General Physics Fall 2004
University of Victoria, Physics Department.
- **Laboratory and Tutorial instructor**, Linear Circuit I Summer 2004
University of Victoria, Electrical and Computer Engineering Department.
- **Laboratory instructor**, Electronic Circuit I Spring 2004
University of Victoria, Electrical and Computer Engineering Department.
- **Laboratory instructor**, Microprocessor Systems Fall 2003
University of Victoria, Electrical and Computer Engineering Department.
- **Tutorial instructor**, Digital Circuit Design Summer 2002
Sharif University of Technology, Electrical and Computer Engineering Department.

INVITED TALKS/TUTORIALS

- ✓ *Cognitive Obfuscation – Using AI to Tackle HW Security Challenges*
(Keynote Talk)

November-2020
14th IEEE DCAS Conference

- ✓ *Hardware Obfuscation to Prevent Design Reverse Engineering* **October-2020**
Sonoma State University
- ✓ *Towards Hardware Cybersecurity* **February-2020**
UC Davis ECE Department Expo
- ✓ *Towards Hardware Cybersecurity* **August-2019**
Technical University of Crete
- ✓ *Towards Hardware Cybersecurity* **April-2019**
UC-Davis
- ✓ *Towards Hardware Cybersecurity* **March-2019**
Virginia Tech
- ✓ *Towards Hardware Cybersecurity* **Nov-2018**
UC Santa Barbara
- ✓ *Towards Hardware Cybersecurity* **April 2018**
Johns Hopkins University
- ✓ *Towards Hardware Cybersecurity* **March-2018**
UC Irvine
- ✓ *Design Space Exploration of Server Architecture for Big Data Applications* **May 2017**
Masdar University
- ✓ *Energy-Efficient Acceleration of Big Data Applications on Heterogeneous Architectures* **May-2016**
Karlsruhe Institute of Technology
- ✓ *Big Data on Heterogeneous Architectures* **May-2016**
TU Dresden
- ✓ *Heterogeneous Chip Multiprocessor Architectures for Big Data Applications* **May-2016**
Politecnico di Milano
- ✓ *Dynamic Heterogeneous Architectures in 3D* **April-2015**
University of Victoria
- ✓ *Heterogeneous Architectures in 3D for Next Generation Big Data Server Platform* **Nov-2014**
IBM-GMU Big Data Symposium
- ✓ *Big Data Applications Benchmarking and Characterization* **Sep-2014**
IBM TJ Watson
- ✓ *A Uniform Approach to Heterogeneity? Architectures, Tools, and Workloads for Heterogeneous Computing (Special Session)* **June-2014**
DAC Conference
- ✓ *Dynamic Heterogeneous Architectures to Address the Efficiency Crisis (Tutorial)* **March-2014**
DATE
- ✓ *Enabling Dynamic Heterogeneity in 3D* **March-2014**
Barcelona Supercomputing Center
- ✓ *Heterogeneous Architecture to Address the Efficiency Challenge! (DAC Summer School)* **June-2013**
DAC
- ✓ *System-Level Exploration of Power, Performance, and Area for Multicore Architectures (Tutorial)* **June-2012**
DAC

- ✓ *Future of Heterogeneous Architectures (Keynote Invited Talk)* **May-2013**
United States Patent Office (USPTO)
- ✓ *3D Chip Multiprocessor Design* **March-2013**
Virginia Tech (CESCA)
- ✓ *Heterogeneous cores through 3D resource pooling (Invited Interview Talk)* **Jan-April 2012**
University of Wisconsin Madison (April),
University of Central Florida (February),
Arizona State University (February),
University of South Florida (February),
University of Texas San Antonio (March),
George Mason University (April)
- ✓ *“Multiple Sleep Modes Leakage Control in Peripheral Circuits of All Major SRAM-Based Processor Units”* **August-2011**
Florida International University
- ✓ *“FFT-Cache:A Flexible Fault-Tolerant Cache Architecture for Low Voltage Operation”* **November-2011**
9th SOC Conference
- ✓ *“Beyond Memory Cells for Leakage and Temperature Control in SRAM-based Units, the Peripheral Circuits Story”* **November-2010**
Arizona State University
- ✓ *“Power Management in High Performance Processors through Dynamic Resource Adaptation and Multiple Sleep Mode Assignments”* **November 2010**
8th SOC Conference
- ✓ *“Temperature-Aware SoC Optimization Framework”* **SRC-2010**
Pittsburgh
- ✓ *“Architectural and Circuit-Levels Design Techniques for Power and Temperature Optimizations in On-Chip SRAM Memories”* **April-2010**
University of Southern California
- ✓ *“Power, Temperature, Reliability and Performance - Aware Optimizations in On-Chip SRAM-based Caches”* **May-2010**
UCSD
- ✓ *“RELOCATE: Register File Local Access Pattern Redistribution Mechanism for Power and Thermal Management in Out-of-Order Embedded Processor”.* **January-2010**
HiPEAC
- ✓ *“Dynamic Register File Resizing and Frequency Scaling to Improve Embedded Processor Performance and Energy-Delay Efficiency”.* **June-2008**
DAC
- ✓ *“Multiple Sleep Mode Leakage Control for Cache Peripheral Circuits in Embedded Processors”.* **October-2008**
CASES
- ✓ *“Adaptive Techniques for Leakage Power Management in L2 Cache Peripheral Circuits”.* **October-2008**
ICCD
- ✓ *“Improving Performance and Reducing Energy-Delay with Adaptive Resource Resizing for Out-Of Order Embedded Processors”.* **June-2008**
LCTES
- ✓ *“ZZ-HVS: Zig-Zag Horizontal and Vertical Sleep Transistor Sharing to Reduce Leakage Power in On Chip SRAM Peripheral Circuits”.* **October-2008**
ICCD

- ✓ “A Centralized Cache Miss Driven Technique to Improve Processor Power Dissipation”. **July-2008**
SAMOS
- ✓ “Reducing Leakage Power in Peripheral Circuit of L2 Caches”. **October-2007**
ICCD
- ✓ “Lazy Instruction Prediction to Reduce Processor Wakeup Power Dissipation”. **March-2006**
UCAS2-ISPASS

EXTERNAL SERVICE/CONFERENCE COMMITTEE MEMBER/REVIEWER
Editorial Board/Panelist/Organizer

- **Steering Committee Member**, ACM Great Lake Symposium on VLSI **2019-Present**
- **Associate Editor**, IEEE Transactions on VLSI. **2017-Present**
- **Associate Editor**, Journal of Low Power Electronics and Applications **2019-Present**
- **General Chair**, IEEE/ACM 29th Great Lake Symposium on VLSI. **GLSVLSI-2019**
- **Technical Program Committee Co-Chair**, ACM 28th Great Lake Symposium on VLSI. **GLSVLSI-2018**
- **National Science Foundation Panelist**. **2013, 2014, 2015, 2018, 2019, 2021**
- **Department of Energy Panelist**. **2013**
- **Proceeding Chair**, 27th Great Lake Symposium on VLSI. **GLSVLSI-2017**
- **Publicity Chair**, IEEE International Conference on Big Data. **IEEE BigData-2016**
- **Publicity Chair**, IEEE Global Communications Conference. **GLOBECOM-2016**
- **Web Chair**, IEEE International Symposium on Performance Analysis of Systems and Software. **ISPASS-2016**
- **Web Chair**, IEEE International Symposium on Performance Analysis of Systems and Software. **ISPASS-2015**
- **TPC Co-Chair for SDM track**, IEEE International Symposium on Quality Electronic Design. **ISQED-2015**
- **Journal Special Issue Editor**, IEEE Journal on Emerging And Selected Topics in Circuits and Systems Cross-Layer Designs, Methodologies and Systems to Enable Micro AI for On-Device Intelligence **JETCAS-2021**
- **Special Session Organizer/Editor**, Is Adversarial Learning a Threat for Machine Learning? Defense Strategies and Design of Better ML, IEEE/ACM International Conference on Computer-Aided Design. **ICCAD-2018**
- **Special Session Organizer/Editor**, Harnessing the Power of Big Data – Computing Technology to Transform Big Data into Insight, International Conference on Hardware/Software Codesign and System Synthesis. **CODES-2016**
- **Special Session Organizer/Editor**, A Uniform Approach to Heterogeneity, Design Automation Conference. **DAC-2014**
- **Conference Session Chair**: DAC, DATE, ICCD, ISLPED, ISQED, GLSVLSI, CODES-ISSS

Technical Program Committee Member

- Annual Network and Distributed System Security Symposium **NDSS-2021**
- IEEE International Symposium on Hardware Oriented Security and Trust **HOST-2021**
- IEEE/ACM International Conference on Computer-Aided Design. **ICCAD-2021**
- IEEE/ACM International Conference on Computer-Aided Design. **ICCAD-2020**
- The International Conference on Hardware/Software Codesign and System Synthesis **CODES-2020**
- Design, Automation & Test in Europe Conference. **DATE-2020**
- IEEE International Symposium on Performance Analysis of Systems and Software. **ISPASS-2020**
- The International Conference on Hardware/Software Codesign and System Synthesis **CODES-2019**
- IEEE/ACM International Conference on Computer-Aided Design. **ICCAD-2019**
- The 37th IEEE International Conference on Computer Design. **ICCD-2019**
- Design, Automation & Test in Europe Conference. **DATE-2019**
- IEEE International Symposium on Hardware Oriented Security and Trust **HOST-2018**
- The 55st Design Automation Conference. **DAC-2018**
- The International Conference on Hardware/Software Codesign and System Synthesis **CODES-2018**
- IEEE International Parallel & Distributed Processing Symposium. **IPDPS-2018**
- Design, Automation & Test in Europe Conference. **DATE-2018**
- The 35th IEEE International Conference on Computer Design. **ICCD-2017**
- The 8th Green and Sustainable Computing Conference. **IGSC-2017**
- the International Conference on Hardware/Software Codesign and System Synthesis. **CODES+ISSS-2017**

VB Assets Exhibit No. 2026
Samsung Elec. and Samsung Elec. Am. v. VB Assets, LLC
IPR2025-00870, U.S. Patent No. 10,755,699
Page 37 of 40

- International Conference on Compilers, Architecture, and Synthesis for Embedded Systems *CASES-2017*
- The 54st Design Automation Conference. *DAC-2017*
- Design, Automation & Test in Europe Conference. *DATE-2017*
- The 2017 ACM International Conference on Computing Frontiers. *CF-2017*
- IEEE International Symposium on Hardware Oriented Security and Trust *HOST-2017*
- Workshop on Attacks and Solutions in Hardware Security. *ASHES-CCS-2017*
- Euromicro Conference on Digital System Design *DSD-2017*
- The 53rd Design Automation Conference. *DAC-2016*
- The 34th IEEE International Conference on Computer Design. *ICCD-2016*
- IEEE International Symposium on Performance Analysis of Systems and Software. *ISPASS-2016*
- 24th IEEE International Symposium on Field-Programmable Custom Computing Machines. *FCCM-2016*
- The International Conference on Hardware/Software Codesign and System Synthesis *CODES+ISSS-2016*
- The 26th Great Lake Symposium on VLSI. *GLSVLSI-2016*
- The 7th Green and Sustainable Computing Conference. *IGSC-2016*
- The 33rd IEEE International Conference on Computer Design. *ICCD-2015*
- The 25th Great Lake Symposium on VLSI. *GLSVLSI-2015*
- The 52nd Design Automation Conference. *DAC-2015*
- The 6th Green and Sustainable Computing Conference. *IGSC-2015*
- The 32nd IEEE International Conference on Computer Design. *ICCD-2014*
- The 24th Great Lake Symposium on VLSI. *GLSVLSI-2014*
- The Fourth International Green Computing Conference. *IGCC-2014*
- The IEEE International Symposium on Quality Electronic Design. *ISQED-2014*
- The Fourth International Green Computing Conference. *IGCC-2013*
- The IEEE International Symposium on Quality Electronic Design. *ISQED-2013*
- The International Symposium on Low Power Electronics Design. *ISLPED-2012*
- The IEEE International Symposium on Quality Electronic Design. *ISQED-2012*
- The 2011 ACM International Conference on Computing Frontiers. *CF-2011*
- The IEEE International Symposium on Quality Electronic Design. *ISQED-2011*
- The 9th IEEE International Conference on Computer Systems and Applications *AICCSA-2011*
- **Reviewer**, International Symposium on High-Performance Computer Architecture. *HPCA-2012*
- **Reviewer**, Design, Automation & Test in Europe. *DATE-2012*
- **Reviewer**, The 19th International Conference on Parallel Architectures and Compilation Techniques. *PACT-2010*
- **Reviewer**, The First International Green Computing Conference. *IGCC-2010*
- **Reviewer**, The 23rd International Conference on Supercomputing. *ICS-2009*
- **Reviewer**, International Conference on Compilers, and Synthesis for Embedded Systems. *CASES-2009*
- **Reviewer**, The 35th International Symposium on Computer Architecture. *ISCA-2008*
- **Reviewer**, The XXVI IEEE International Conference on Computer Design. *ICCD-2008*
- **Reviewer**, The ACM International Conference on Computing Frontiers. *CF-2008*
- **Reviewer**, International Symposium on Computer Architecture, High Performance Computing. *SBAC-PAD-2007*
- **Reviewer**, International Symposium on Low Power Electronics and Design. *ISLPED-2009*
- **Reviewer**, the ACM Transactions on Embedded Computing Systems. *TECS-2008*
- **Reviewer**, The ACM Transactions on Design Automation of Electronic Systems. *TODAES-2007*
- **Reviewer**, IEEE Transactions on COMPUTER-AIDED DESIGN of Integrated Circuits and Systems. *TCAD-2006*
- **Reviewer**, The International Journal of Parallel Programming. *IJPP-2007*
- **Reviewer**, The IEEE Transactions on Very Large Scale Integration (VLSI) Systems. *TVLSI-2006*
- **Reviewer**, The IEEE Computer Architecture Letters *CAL-2006*
- **Reviewer**, IEEE Transactions on Parallel and Distributed Systems. *TPDS-2007*
- **Reviewer**, ACM Transactions on Architecture and Code Optimization. *TACO-2008*
- **Reviewer**, IEEE Transactions on Parallel and Distributed Systems. *TPDS-2008*
- **Reviewer**, IEEE Embedded Systems Letters. *ESL-2008*

UNIVERSITY SERVICE

- **Member of Computer Engineering Faculty Search**, Electrical and Computer Engineering Department, UC Davis, 2020-2021
- **Member of ECE/ITS Faculty Search**, Electrical and Computer Engineering Department, UC Davis, 2020-2021

- **Primary Representative of ECE Department in COE IT Committee**, College of Engineering, UC Davis, 2020-2021
- **PhD Preliminary Exam Examiner**, Electrical and Computer Engineering Department, UC Davis, 2021
- **Member of Undergraduate Program**, Electrical and Computer Engineering Department, UC Davis, 2019-2020
- **PhD Preliminary Exam Examiner**, Electrical and Computer Engineering Department, UC Davis, 2020
- **Member of IT Website and Social Media**, Electrical and Computer Engineering Department, UC Davis, 2019-2020
- **Member of Graduate Admission**, Electrical and Computer Engineering Department, UC Davis, 2019-2020
- **Member of Tenure and Promotion Committee**, Electrical and Computer Engineering Department, GMU, Fall 2018
- **Member of graduate recruitment committee**, Department of Electrical and Computer Engineering, GMU, 2017-present
- **Member of PhD committee**, Department of Electrical and Computer Engineering, GMU, 2016-present
- **Member of Advisory Committee**, Research and Technology Commercialization (R&TC), Cybersecurity working group, Commonwealth of Virginia, 2018
- **Member of advisory to department chair committee**, Department of Electrical and Computer Engineering, GMU, 2015-2016
- **Founding Chair of distinguished talk series committee**, Department of Electrical and Computer Engineering, GMU, 2015-present
- **Member of new faculty search committee**, Department of Electrical and Computer Engineering, Computer Engineering Program, GMU, 2015
- **Member of new faculty search committee**, Department of Electrical and Computer Engineering, Computer Engineering Program GMU, 2016
- **Presentation Judge, Presenter and Advisor**, Louis Stokes Alliance for Minority Participation (LSAMP), 2015.
- **Member of PhD student proposal/dissertation committees**, Department of Electrical and Computer Engineering, Department of Computer Science, Department of Information Science and Technology, 2013-present
- **IT PhD program graduate advising**, 2015-present
- **Mentor for Office of Student Scholarship, Creative Activities, and Research (OSCAR)**, Mentored undergraduate student for research in big data technology and hardware security and trust, 2016 and 2017
- **Contributed in the development of CYSE 475 Cyber Physical Systems course**, Part of new BS in Cyber Security program
- **Coordinator for computer engineering technical qualifying exam**, Department of Electrical and Computer Engineering, GMU, 2016

CONSULTING AND BOARD MEMBERSHIP

Expert Witness & Technical Consulting Experience

Over a decade of experience serving as an expert witness and technical consultant in numerous patent litigation matters. Provided support for both plaintiff and defense across a wide range of technologies including natural language processing, speech recognition, embedded systems, and machine learning.

Key contributions include:

- Conducted **extensive source code review** and **reverse engineering** to evaluate software architecture, system functionality, and claim mapping.
- Prepared and supported multiple **Inter Partes Review (IPR) petitions**, including expert declarations, claim charts, and prior art assessments.
- Participated in **depositions** totaling over **15 hours of testimony** related to software design, system behavior, and infringement analysis.
- Advised on **claim construction**, **infringement and invalidity analysis**, and **technical documentation** across various legal stages including early technical diligence and trial preparation.
- Collaborated with legal and technical teams and other experts on matters involving **secure system design**, **AI-driven personalization**, **context-aware interfaces**, and **digital advertising technologies**.
- Provided **strategic technology consulting** to litigation funding entities, helping assess the technical merits and investment potential of IP cases.

- *Expert Witness, Waymaker LLP, 2024*
- *Expert Witness, Code Review, KroghDecker, 2023-present*
- *Expert Witness, Code Review, Quandarypeak and LTL Attorneys, 2022-2023*
- *Expert Witness, Shore Chan Depumpo, 2018-2020 (15+ hours of deposition)*
- *Expert Witness, Janik Vinnakota LLP, 2019-2020, (Prepared 5 IPRs)*
- *Technology Consultant, Netlist Inc., 2014-2015*
- *Expert Witness, McAndrews, Held & Malloy, 2014-2015*
- *Expert Witness, Bartko Zankel Bunzel, 2014-2015*
- *Technology Consultant, Gerchen Keller Capital, LLC, 2014-2015*