



US 20060246641A1

(19) **United States**

(12) **Patent Application Publication**  
**Kammler et al.**

(10) **Pub. No.: US 2006/0246641 A1**

(43) **Pub. Date: Nov. 2, 2006**

(54) **TECHNIQUE FOR FORMING A CONTACT INSULATION LAYER WITH ENHANCED STRESS TRANSFER EFFICIENCY**

**Publication Classification**

(51) **Int. Cl.**  
**H01L 21/338** (2006.01)

(76) Inventors: **Thorsten Kammler**, Ottendorf-Okrilla (DE); **Andy Wei**, Dresden (DE); **Markus Lenski**, Dresden (DE)

(52) **U.S. Cl.** ..... **438/184; 438/185**

Correspondence Address:  
**WILLIAMS, MORGAN & AMERSON**  
**10333 RICHMOND, SUITE 1100**  
**HOUSTON, TX 77042 (US)**

(57) **ABSTRACT**


By removing an outer spacer, used for the formation of highly complex lateral dopant profiles, prior to the formation of metal silicide, a high degree of process compatibility with conventional processes is obtained, while at the same time a contact liner layer may be positioned more closely to the channel region, thereby allowing a highly efficient stress transfer mechanism for creating a corresponding strain in the channel region.

(21) Appl. No.: **11/288,673**

(22) Filed: **Nov. 29, 2005**

(30) **Foreign Application Priority Data**

Apr. 29, 2005 (DE)..... 10 2005 020 133.4






FIG. 1a




FIG. 1b




FIG. 1c




FIG. 1d




FIG. 1e




FIG. 2

**TECHNIQUE FOR FORMING A CONTACT  
INSULATION LAYER WITH ENHANCED STRESS  
TRANSFER EFFICIENCY**

BACKGROUND OF THE INVENTION

**[0001]** 1. Field of the Invention

**[0002]** Generally, the present invention relates to the formation of integrated circuits, and, more particularly, to the formation of a contact insulation layer in the presence of spacer elements during the manufacturing of a field effect transistor.

**[0003]** 2. Description of the Related Art

**[0004]** The fabrication of integrated circuits requires the formation of a large number of circuit elements on a given chip area according to a specified circuit layout. Generally, a plurality of process technologies are currently practiced, wherein, for complex circuitry, such as microprocessors, storage chips and the like, CMOS technology is currently the most promising approach, due to the superior characteristics in view of operating speed and/or power consumption. During the fabrication of complex integrated circuits using CMOS technology, millions of complementary transistors, i.e., N-channel transistors and P-channel transistors, are formed on a substrate including a crystalline semiconductor layer. A MOS transistor, irrespective of whether an N-channel transistor or a P-channel transistor is considered, comprises so-called PN junctions that are formed by an interface of highly doped drain and source regions with an inversely doped channel region disposed between the drain region and the source regions.

**[0005]** The conductivity of the channel region, i.e., the drive current capability of the conductive channel, is controlled by a gate electrode formed above the channel region and separated therefrom by a thin insulating layer. The conductivity of the channel region, upon formation of a conductive channel due to the application of an appropriate control voltage to the gate electrode, depends on the dopant concentration, the mobility of the majority charge carriers, and, for a given extension of the channel region in the transistor width direction, on the distance between the source and drain regions, which is also referred to as channel length. Hence, in combination with the capability of rapidly creating a conductive channel below the insulating layer upon application of the control voltage to the gate electrode, the conductivity of the channel region substantially determines the performance of MOS transistors. Thus, the reduction of the channel length, and associated therewith the reduction of the channel resistivity, renders the channel length a dominant design criterion for accomplishing an increase in the operating speed of the integrated circuits.

**[0006]** The reduction of the transistor dimensions, however, entails a plurality of issues associated therewith that have to be addressed so as to not unduly offset the advantages obtained by steadily decreasing the channel length of MOS transistors. One major problem in this respect is the development of enhanced photolithography and etch strategies to reliably and reproducibly create circuit elements of critical dimensions, such as the gate electrode of the transistors, for a new device generation. Moreover, highly sophisticated dopant profiles, in the vertical direction as well as in the lateral direction, are required in the drain and source

regions to provide low sheet and contact resistivity in combination with a desired channel controllability. In addition, the vertical location of the PN junctions with respect to the gate insulation layer also represents a critical design criterion in view of leakage current control. Hence, reducing the channel length also requires reducing the depth of the drain and source regions with respect to the interface formed by the gate insulation layer and the channel region, thereby requiring sophisticated implantation techniques. According to other approaches, epitaxially grown regions are formed with a specified offset to the gate electrode, which are referred to as raised drain and source regions, to provide increased conductivity of the raised drain and source regions, while at the same time maintaining a shallow PN junction with respect to the gate insulation layer.

**[0007]** Irrespective of the technological approach used, sophisticated spacer techniques are necessary to create the highly complex dopant profile and to serve as a mask in forming metal silicide regions in the gate electrode and the drain and source regions in a self-aligned fashion. Since the continuous size reduction of the critical dimensions, i.e., the gate length of the transistors, necessitates the adaptation and possibly the new development of process techniques concerning the above-identified process steps, it has been proposed to enhance device performance of the transistor elements by increasing the charge carrier mobility in the channel region for a given channel length. In principle, at least two mechanisms may be used, in combination or separately, to increase the mobility of the charge carriers in the channel region. First, the dopant concentration within the channel region may be reduced, thereby reducing scattering events for the charge carriers and thus increasing the conductivity. However, reducing the dopant concentration in the channel region significantly affects the threshold voltage of the transistor device, thereby making a reduction of the dopant concentration a less attractive approach unless other mechanisms are developed to adjust a desired threshold voltage.

**[0008]** Second, the lattice structure in the channel region may be modified, for instance by creating tensile or compressive strain, which results in a modified mobility for electrons and holes. For example, creating tensile strain in the channel region increases the mobility of electrons, wherein, depending on the magnitude of the tensile strain, an increase in mobility of up to 20% may be obtained, which, in turn, directly translates into a corresponding increase in the conductivity. On the other hand, compressive stress in the channel region may increase the mobility of holes, thereby providing the potential for enhancing the performance of P-type transistors.

**[0009]** Consequently, it has been proposed to introduce, for instance, a silicon/germanium layer or a silicon/carbon layer in or below the channel region to create tensile or compressive stress. Although the transistor performance may be considerably enhanced by the introduction of stress-creating layers in or below the channel region, significant efforts have to be made to implement the formation of corresponding stress layers into the conventional and well-approved CMOS technique. For instance, additional epitaxial growth techniques have to be developed and implemented into the process flow to form the germanium- or carbon-containing stress layers at appropriate locations in or below the channel region. Hence, process complexity is

significantly increased, thereby also increasing production costs and the potential for a reduction in production yield.

[0010] Another promising approach is the creation of stress in the insulating layer, which is formed after the formation of the transistor elements to embed the transistors and which receives metal contacts to provide the electrical connection to the drain/source regions and the gate electrode of the transistors. Typically, this insulation layer comprises at least one etch stop layer or liner and a further dielectric layer that may selectively be etched with respect to the etch stop layer or liner. In the following, this insulation layer will be referred to as the contact layer and the corresponding etch stop layer will be denoted as the contact liner layer. In order to obtain an efficient stress transfer mechanism to the channel region of the transistor for creating strain therein, the contact liner layer that is located in the vicinity of the channel region has to be positioned closely to the channel region. In advanced transistor architectures requiring a triple spacer approach for achieving the highly complex lateral dopant profile, a significant amount of the stress of the contact liner layer is, however, "absorbed" by the spacers, thereby making conventional triple spacer approaches, despite their advantages with respect to process complexity compared to epitaxially grown stress layers, currently less attractive for creating strain in channel regions of advanced transistors.

[0011] In view of the above-described situation, there exists a need for an improved technique that enables the creation of stress in the channel region without requiring complex and expensive epitaxial growth techniques.

#### SUMMARY OF THE INVENTION

[0012] The following presents a simplified summary of the invention in order to provide a basic understanding of some aspects of the invention. This summary is not an exhaustive overview of the invention. It is not intended to identify key or critical elements of the invention or to delineate the scope of the invention. Its sole purpose is to present some concepts in a simplified form as a prelude to the more detailed description that is discussed later.

[0013] Generally, the present invention is directed to a technique that enables the formation of a contact liner layer, i.e., an etch stop layer of a dielectric layer stack used to embed transistor elements to form electrical contacts there-through, in close proximity to the channel regions of respective transistor elements. Thus, the contact liner layer may be formed or may be treated to exhibit a specified internal stress that may then be highly efficiently transferred to the channel region to create there a corresponding strain, thereby providing the potential for improving charge carrier mobility and thus overall performance of the transistor elements.

[0014] According to one illustrative embodiment of the present invention, a method comprises forming a transistor element comprising a gate electrode structure including at least an inner spacer element and an outer spacer element. Moreover, the outer spacer element is then removed and a contact liner layer is formed above the transistor element.

[0015] According to another illustrative embodiment of the present invention, a method comprises forming a first transistor element having a first gate electrode structure including at least an inner and an outer spacer element.

Furthermore, a second transistor element is formed, which has a second gate electrode structure including at least an inner and an outer spacer element. The method further comprises removing the outer spacer elements of the first and second gate electrode structures. Moreover, a first contact liner layer having a first internal stress is formed above the first transistor element and a second contact liner layer having a second internal stress is formed above the second transistor element.

#### BRIEF DESCRIPTION OF THE DRAWINGS

[0016] The invention may be understood by reference to the following description taken in conjunction with the accompanying drawings, in which like reference numerals identify like elements, and in which:

[0017] **FIGS. 1a-1e** schematically illustrate cross-sectional views of a transistor element during various manufacturing stages in forming a contact liner layer close to the channel region in accordance with further illustrative embodiments; and

[0018] **FIG. 2** schematically shows a cross-sectional view of a semiconductor device including two transistor elements receiving a contact liner layer close to the respective channel regions with a different internal stress in respective portions of the contact liner layer in accordance with still further illustrative embodiments of the present invention.

[0019] While the invention is susceptible to various modifications and alternative forms, specific embodiments thereof have been shown by way of example in the drawings and are herein described in detail. It should be understood, however, that the description herein of specific embodiments is not intended to limit the invention to the particular forms disclosed, but on the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.

#### DETAILED DESCRIPTION OF THE INVENTION

[0020] Illustrative embodiments of the invention are described below. In the interest of clarity, not all features of an actual implementation are described in this specification. It will of course be appreciated that in the development of any such actual embodiment, numerous implementation-specific decisions must be made to achieve the developers' specific goals, such as compliance with system-related and business-related constraints, which will vary from one implementation to another. Moreover, it will be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking for those of ordinary skill in the art having the benefit of this disclosure.

[0021] The present invention will now be described with reference to the attached figures. Various structures, systems and devices are schematically depicted in the drawings for purposes of explanation only and so as to not obscure the present invention with details that are well known to those skilled in the art. Nevertheless, the attached drawings are included to describe and explain illustrative examples of the present invention. The words and phrases used herein should be understood and interpreted to have a meaning consistent









forming said at least one inner spacer element adjacent the sidewalls of said gate electrode;

forming an etch stop layer to separate said at least one inner spacer element and said outer spacer element; and

forming drain/source regions using said inner and outer spacer elements as the implantation mask.

3. The method of claim 1, wherein forming said contact liner layer comprises depositing a dielectric material, using deposition parameters to achieve a predefined internal stress in said contact liner layer.

4. The method of claim 2, further comprising forming a silicide region on said gate electrode and said drain/source region prior to forming said contact liner layer, wherein said outer spacer element is removed prior to forming said silicide region.

5. The method of claim 4, wherein forming said outer spacer element comprises depositing said etch stop layer, depositing a spacer material layer, anisotropically etching said spacer material layer to form said outer spacer element and etching said etch stop layer using said outer spacer element as an etch mask.

6. The method of claim 4, further comprising performing a cleaning process prior to forming said silicide region.

7. The method of claim 6, wherein said cleaning process is performed on the basis of an etch chemistry configured to selectively etch said outer spacer element with respect to said etch stop layer.

8. The method of claim 7, wherein said cleaning process is controlled so as to substantially completely remove said outer spacer element.

9. The method of claim 1, further comprising forming an offset spacer element adjacent said sidewalls of said gate electrode prior to forming said inner and outer spacer elements.

10. The method of claim 9, further comprising forming a liner prior to forming said inner spacer element, said liner being configured to act as an etch stop layer during the formation of said inner spacer element.

11. The method of claim 2, wherein said inner spacer element is comprised of one of silicon dioxide and silicon nitride.

12. The method of claim 2, wherein said outer spacer element is comprised of one of silicon nitride and silicon dioxide and said etch stop layer is comprised of the other one of said silicon nitride and silicon dioxide.

13. A method, comprising:

forming a first transistor element having a first gate electrode structure including at least an inner and an outer spacer element;

forming a second transistor element having a second gate electrode structure including at least an inner and an outer spacer element;

removing said outer spacer elements of said first and second gate electrode structures; and

forming a first contact liner layer having a first internal stress above said first transistor element and a second

contact liner layer having a second internal stress above said second transistor element.

14. The method of claim 13, wherein said first and second internal stresses are different.

15. The method of claim 13, wherein forming said first and second contact liner layers comprises depositing a contact liner layer having said first internal stress above said first and second transistor elements and selectively relaxing said contact liner layer formed above said second transistor element to obtain said second internal stress.

16. The method of claim 13, wherein forming said first and second contact liner layers comprises depositing a contact liner layer having said first internal stress above said first and second transistor elements, selectively removing a portion of the contact liner layer above said second transistor element and depositing a further contact liner layer having said second internal stress above said first and second transistor elements.

17. The method of claim 13, wherein forming said first and second transistor elements comprises:

forming a first and second gate electrode above a semiconductor region;

forming said at least one inner spacer element adjacent the sidewalls of said first and second gate electrodes;

forming an etch stop layer to separate said at least one inner spacer element and said outer spacer element; and

forming drain/source regions using said inner and outer spacer elements as the implantation mask.

18. The method of claim 13, wherein forming said contact liner layer comprises depositing a dielectric material, using deposition parameters to achieve a predefined internal stress in said contact liner layer.

19. The method of claim 13, further comprising forming a silicide region on said first and second gate electrodes and drain/source regions of said first and second transistor elements prior to forming said contact liner layer, wherein said outer spacer elements are removed prior to forming said silicide regions.

20. The method of claim 19, wherein forming said outer spacer elements comprises depositing said etch stop layer, depositing a spacer material layer, anisotropically etching said spacer material layer to form said outer spacer elements and etching said etch stop layer using said outer spacer element as an etch mask.

21. The method of claim 20, further comprising performing a cleaning process prior to forming said silicide regions.

22. The method of claim 21, wherein said cleaning process is performed on the basis of an etch chemistry configured to selectively etch said outer spacer elements with respect to said etch stop layer.

23. The method of claim 22, wherein said cleaning process is controlled so as to substantially completely remove said outer spacer elements.

24. The method of claim 18, further comprising forming an offset spacer element prior to forming said inner and outer spacer elements.

\* \* \* \* \*