

micro

November/December 2003 (Vol. 23, No. 6)

Members- Download the complete issue ->>

[ZIP of all PDF files](#)

PDF's require Adobe Acrobat 4.05+
[Click Here](#) to download

Columns and Departments	Free	Requires Subscription	Purchase
p. 5 • Letters			
p p. 6-7 • Where we're going <i>Richard Mateosian</i>			
Features	Free	Requires Subscription	Purchase
p p. 8-10 • Guest Editors' Introduction: Micro's Top Picks from Microarchitecture Conferences <i>Charles Moore, Kevin W. Rudd, Ruby B. Lee, Pradip Bose</i>			
p p. 11-19 • Checkpoint Processing and Recovery: An Efficient, Scalable Alternative to Reorder Buffers <i>Haitham Akkary, Ravi Rajwar, Srikanth T. Srinivasan</i>			
p p. 20-25 • Runahead Execution: An Effective Alternative to Large Instruction Windows <i>Onur Mutlu, Jared Stark, Chris Wilkerson, Yale N. Patt</i>			
p p. 26-35 • The Jrpm System for Dynamically Parallelizing Sequential Java Programs <i>Michael K. Chen, Kunle Olukotun</i>			
p p. 36-45 • Scalable Vector Processors for Embedded Systems <i>Christoforos E. Kozyrakis, David A. Patterson</i>			
p p. 46-51 • Exploiting ILP, TLP, and DLP with the Polymorphous TRIPS Architecture <i>Karthikeyan Sankaralingam, Ramadass Nagarajan, Haiming Liu, Changkyu Kim, Jaehyuk Huh, Doug Burger, Stephen W. Keckler, Charles Moore</i>			
p p. 52-61 • Temperature-Aware Computer Systems: Opportunities and Challenges <i>Kevin Skadron, Mircea R. Stan, Wei Huang, Sivakumar Velusamy, Karthik Sankaranarayanan, David Tarjan</i>			
p p. 62-68 • Dynamic Frequency and Voltage Scaling for a Multiple-Clock-Domain Microprocessor <i>Grigorios Magklis, Greg Semeraro, David H. Albonesi, Steven G. Dropsho, Sandhya Dwarkadas, Michael L. Scott</i>			
p p. 70-75 • Measuring Architectural Vulnerability Factors <i>Shubhendu S. Mukherjee, Christopher T. Weaver, Joel Emer, Steven K. Reinhardt, Todd Austin</i>			
p p. 76-83 • Transient-Fault Recovery for Chip Multiprocessors <i>Mohamed A. Gomaa, Chad Scarbrough, T. N. Vijaykumar, Irith Pomeranz</i>			
p p. 84-93 • Discovering and Exploiting Program Phases <i>Timothy Sherwood, Erez Perelman, Greg Hamerly, Suleyman Sair, Brad Calder</i>			
p p. 94-98 • Addressing Workload Variability in Architectural Simulations <i>Alaa R. Alameldeen, David A. Wood</i>			
p p. 99-107 • Nonuniform Cache Architectures for Wire-Delay Dominated On-Chip Caches <i>Changkyu Kim, Doug Burger, Stephen W. Keckler</i>			
p p. 108-116 • Token Coherence: A New Framework for Shared-Memory Multiprocessors <i>Milo M.K. Martin, Mark D. Hill, David A. Wood</i>			
p p. 117-125 • Transactional Execution: Toward Reliable, High-Performance Multithreading <i>Ravi Rajwar, James Goodman</i>			
p p. 126-134 • Speculative Synchronization: Programmability and Performance for Parallel Codes <i>José F. Martínez, Josep Torrellas</i>			
Annual Index	Free	Requires Subscription	Purchase
p p. 136-144 • 2003 IEEE Micro Annual Index, Vol. 23			

The full text of IEEE Micro is available to members of the IEEE Computer Society who have an [online subscription](#) and an [web account](#).

This site and all contents (unless otherwise noted) are Copyright ©2002 , Institute of Electrical and Electronics Engineers, Inc. All rights reserved