

An Experimental 4-Mbit CMOS EEPROM with a NAND-Structured Cell

MASAKI MOMODOMI, YASUO ITOH, RIICHIRO SHIROTA, YOSHIHISA IWATA,
RYOZO NAKAYAMA, RYOUHEI KIRISAWA, TOMOHARU TANAKA,
SEIICHI ARITOME, TETSUO ENDOH, KAZUNORI OHUCHI,
AND FUJIO MASUOKA, ASSOCIATE MEMBER, IEEE

Abstract—A 5-V-only high-density (512K×8 bit) electrically erasable and programmable read-only memory (EEPROM) has been designed and fabricated by using a NAND-structured cell with 1.0- μm design rules. The average cell area per bit is 12.9 μm^2 . Block erasing, successive programming, and random reading are achieved using a newly developed NAND-cell control circuit. Typical erasing time is 1.0 ms and page-programming time is 4.0 ms, equivalent to 1.0 μs /bit. A dynamic sensing system is introduced to sense the small cell current. Typical read access time is 1.6 μs . The die size is 10.7×15.3 mm².

I. INTRODUCTION

THE MEMORY capacity of conventional (FLOTOX) EEPROM has been steadily increasing. Several 256-kbit EEPROM's are being rushed into development [1]–[4] and a manufacturable 1-Mbit EEPROM has been reported recently [5]. Full function EEPROM's have many advantages including byte erase, byte program, and random access read capabilities. However, it is inherently difficult to achieve higher levels of integration because the memory cell of these devices consists of two transistors per bit: a memory transistor and a select transistor. This results in a very large cell size. Thus, conventional EEPROM's are expensive.

In order to obtain high-density and low-cost EEPROM's, a flash-EEPROM cell has been proposed [6]. Flash EEPROM's are different from EEPROM's due to the fact that the entire flash memory array can be erased simultaneously. This type of flash EEPROM has been extensively studied and developed recently [6]–[11]. By eliminating the select transistor, a smaller cell size than that of conventional EEPROM's has been achieved.

The conventional and flash EEPROM's are essentially a NOR-structured cell, in which memory cells are connected to a bit line in parallel. Therefore each memory cell has one-half contact hole and one-half source line. The next way to obtain a smaller cell is to reduce the area occupied by both the contact hole and the source line. The key to




Fig. 1. Top view and equivalent circuit of NAND-structured cell.

obtaining a smaller EEPROM cell is to simplify the structure. Therefore, a new cell concept has been proposed, called a NAND-structured cell, that dramatically reduces the number of cell components as well as the cell size [12]. It is well known that mask ROM utilizes a NAND-type cell and obtains a high level of integration up to 16 Mbits [17]. However, no one has ever tried to design the EEPROM by using a NAND-structured cell because the operating method has yet to be established. We have now established the operating method for the NAND-structured cell: block erasing, successive programming, and reading [12]–[16]. This new structure makes it possible to fabricate high-density EEPROM's by utilizing the same manufacturing process used for conventional EEPROM's. Through this new cell structure, an experimental 4-Mbit EEPROM has been developed by using 1.0- μm design rules, which are currently applied in the fabrication of 1-Mbit DRAM's.

II. NAND-CELL STRUCTURE

Fig. 1 shows the layout and the equivalent circuit of the NAND-structured cell. As shown in the figure, the NAND-structured cell has eight memory transistors in series sandwiched between two select gates: select gate 1 (SG1) and select gate 2 (SG2). The first gate (SG1) ensures selectivity, and the second (SG2) prevents the cell current from

Manuscript received April 7, 1989; revised June 13, 1989.
The authors are with the ULSI Research Center, Toshiba Corporation,
Komukai Toshiba-cho, Saiwai-ku, Kawasaki 210, Japan.
IEEE Log Number 8930122.




Fig. 2. Cross-sectional view of NAND-structured cell.




Fig. 3. Cross-sectional SEM photograph of NAND-structured cell.




Fig. 4. Comparison of conventional NOR-structured cell with NAND-structured cell.

passing during the programming operation. The bit line consists of aluminum and n^+ diffusion layers.

Fig. 2 shows a cross-sectional view of the NAND-structured cell. The memory cell transistors are made in a self-aligned double-polysilicon, floating-gate, n -channel process. The floating gates are made of first- (lower) level polysilicon. The control gates, which are word lines in an array, are made of the second-level polysilicon. Both the channel length and the width of the memory cell transistors are $1.0 \mu\text{m}$.

The tunnel-oxide thickness under the floating gate is around 100 \AA . The dielectric between the floating gate and the control gate is an oxide-nitride-oxide (ONO) stack with a capacitive equivalent oxide thickness of 250 \AA . This structure has a higher breakdown voltage [18] and lower defect density [19] than an oxide monolayer. Fig. 3 shows an SEM photograph of the NAND cells which have been successfully fabricated.

Fig. 4 shows how the cell size can be reduced by using a NAND-structured cell as compared to the current cell (NOR-structured cell). By using $1.0\text{-}\mu\text{m}$ design rules, eight memory transistors of both NOR- and NAND-structured cells are illustrated. The conventional cell consists of one-half contact hole, one select transistor, one memory transistor, and one-half source line per bit. Thus, the cell size per bit is $29.6 \mu\text{m}^2$. However, the NAND-structured cell has only two select transistors per 8 bits, therefore it has only

$1/16$ contact hole, $1/4$ select transistor, one memory transistor, and $1/8$ source line per bit. Thus the NAND-structured cell can realize a smaller cell area than the conventional cell. The dimensions of the eight-NAND structure are $4 \times 25.9 \mu\text{m}^2$, yielding a $12.9\text{-}\mu\text{m}^2$ cell size which is only 44 percent of the area required by a NOR-structured, full-function EEPROM cell.

III. CELL OPERATION

Fig. 5 shows the control signals for read operation of the NAND-structured cell. If a cell is selected, 0 V is applied to the control gate of the selected cell while 5 V is applied to the control gates of the unselected cells. In this condition, all unselected cells can act as pass transistors, because the threshold voltage of a ONE programmed cell is around 2 V , and the threshold voltage of a ZERO programmed cell is around -3 V . By utilizing this method, which is the same method used for the read operation of mask ROM, any cell can be randomly selected. If the selected cell is a ZERO programmed cell, cell current flows. On the other hand, if the selected cell is a ONE programmed cell, no cell current flows at all. About $40 \mu\text{A}$ of cell current typically flows (worst-case current is $20 \mu\text{A}$) if the cell is a ZERO programmed cell.

The key programming process for the NAND-structured cell is block erasing and successive programming. Fig. 6 shows the voltage waveforms applied to the control gates, select gates, and bit lines of NAND structured cells. One block of the NAND cell array is 32 kbits; in other words, 4-kbit NAND cell units. One erase/program cycle consists of one block-erase and eight program cycles. Block erase is accomplished by applying 17 V to all control gates and 0 V to the bit lines. Electrons are injected into all the floating gates of the cells ($M1\text{--}M8$). The threshold voltage of the erased cell ($M1\text{--}M8$) becomes the enhancement mode at approximately 2 V . All cells in a block are erased simultaneously. The program cycle starts from the source-side cell ($M8$) to the bit-line side cell ($M1$) successively in order to prevent interference between selected and unselected cells. At first, programming starts at the source-side cell ($M8$). Zero volts is applied to the control gate of the selected cell ($M8$), and 22 V is applied to the control gates of the unselected cells ($M1\text{--}M7$). These unselected cells act as pass transistors. If the bit lines are applied to an intermediate voltage of 11 V , no erasing occurs and the threshold voltage of $M8$ remains at 2 V . No tunneling current flows because the voltage difference between the control gate (22 V) and the source/drain (11 V) is insufficient to initiate tunneling current. It should be noted that no erasing occurs in the unselected cells. Therefore, the ONE logic state is programmed in $M8$. On the other hand, if the bit lines are raised to 22 V , the threshold voltage of the selected cell is pushed into the depletion mode of approximately -3 V due to the tunneling current, which flows from the floating gate to the drain. Therefore the ZERO logic state is programmed. After programming the $M8$ cell,




Fig. 5. Control voltages for read operation.




Fig. 6. Control voltages for erase/program operation.

programming of $M7$ starts. Zero volts is applied to the control gate of the selected cell ($M7$), and 22 V is applied to the control gates of the unselected cells. Subsequently, programming continues from the source-side cell to the bit-line side cell successively. The typical erase time is 1 ms and program time is 2 ms. The erase/program pulses are automatically generated by an internal address counter and timer control.

IV. CIRCUIT DESIGN

Row decoders are placed at center of the core area. Sense-amplifier circuits, column decoders, and bit-line control circuits are also located at the center of the chip, to divide the bit lines. Consequently, the cell array is divided into four planes, each of which has 1-Mbit (1024×1024) cells. NAND-cell control circuits, on-chip high-voltage generators, address, and I/O buffer circuits are placed in the peripheral area.

A. Successive-Programming Circuitry

Fig. 7 shows the new circuitry to achieve the block erasing, successive programming, and random reading. The circuitry consists of pre-row decoder and successive-programming circuitry. The latter circuitry utilizes clocked-CMOS (C^2MOS) inverters. Input signals for this circuitry are three address data (A_0, A_1, A_2). Output signals ($CG1-CG8$) are decoded by the main-row decoder as shown in Fig. 8, and applied to the control gates ($CG1-CG8$) of the NAND structured cells.




Fig. 7. Pre-row decoder and NAND-cell control circuitry.




Fig. 8. Row decoder for NAND-structured cell.

TABLE I
INTERNAL CLOCK GENERATORS
FOR NAND-CELL CONTROL CIRCUITRY

MODE	ERASE	PROGRAM	READ
CELL	M1~M8	M8~M2	M1
CG1	17V	22V-22V	0V
CG2	17V	22V-0V	0V
CG3	17V	0V-0V	0V
CG4	17V	0V-0V	0V
CG5	17V	0V-0V	0V
CG6	17V	0V-0V	0V
CG7	17V	0V-0V	0V
CG8	17V	0V-0V	0V
E/P	5V	5V	0V
E	5V	0V	0V
P	5V	0V	5V

The three kinds of operations, erase, program, and read, are selected by three kinds of internal clock generators E/P , E , and P -bar (Table I). If E/P , E , and P -bar are high, the circuitry generates signals for a block-erase mode, and eight control gates ($CG1-CG8$) are raised to 17 V by the control-gate booster. If E/P is high and both E and P -bar are low, it generates successive control signals from the source-side cell ($M8$) to the bit-line side cell ($M1$) for a program mode. In this mode, the control gate of the selected cell is kept at 0 V while the control gates of the unselected cells are boosted to 22 V. The control gates of the previously programmed cells are always kept at 0 V in order to prevent programmed cells from a soft erasure. If both E/P and E are low and P -bar is high, the circuitry generates signals for the read mode. For example, if the second cell is selected, the control gate ($CG2$) becomes 0 V, and the other unselected gates ($CG1$ and $CG3-CG8$) become 5 V. As a result, block erase, eight successive programs, and read are performed by using this circuitry.




Fig. 9. Sense-amplifier and bit-line control circuitry.

B. Sense-Amplifier and Bit-Line Control Circuitry

Fig. 9 shows the sense-amplifier and bit-line control circuitry. In this 4-Mbit EEPROM design, a dynamic sensing system was adopted in order to ensure sensing against the small worst-case cell current. Before sensing the NAND-structured cells, bit lines are precharged to 5 V. Read is accomplished by applying 0 V to a control gate of the selected cell while 5 V is applied to the unselected cells, as described in Section III.

Bit-line control circuitry consists of data latch circuitry and charge pumping circuitry. In order to obtain high-speed programming, a page-program mode is adopted. One page length is 4 kbits. In the data-load sequence of the page programming, input data are stored in the latch circuitry. The stored data are boosted by the charge pumping circuit and transferred to the bit lines.

C. On-Chip High-Voltage Generator

Because both erase and program are performed by Fowler-Nordheim tunneling, the power consumption is low. Therefore, high voltages can be easily generated on the chip from a 5-V external power supply. Three kinds of high-voltage generators (V_{PP1} , V_{PP2} , and V_{PP3}) are implemented in the peripheral area. The erase voltage of 17 V and the program voltage of 22 V for control gates are generated from V_{PP1} . These voltages are selected by a voltage limiter. The intermediate voltage of 11 V for bit lines is generated from V_{PP2} . The programming voltage of 22 V for bit lines is generated from V_{PP3} .

V. DEVICE CHARACTERISTICS

The memory cells are fabricated by a 1- μm double-polysilicon, single-aluminum process. The peripheral circuitry is fabricated from a 2- μm triple polysilicon n-well CMOS process. The average memory size is 12.9 $\mu\text{m}^2/\text{bit}$. The measured erase/program cycle exhibits over 10 000 cycles [16], which proved that oxide integrity is excellent. A chip microphotograph of 4-Mbit EEPROM is shown in Fig. 10. The chip organization is 512K \times 8 bit with the memory cells divided into four planes. Fig. 11 shows the observed operating waveforms. Typical read access time is 1.6 μs . Design characteristics are summarized in Table II.




Fig. 10. Chip microphotograph of 4-Mbit EEPROM.




Fig. 11. Observed operating waveforms.

TABLE II
SUMMARY OF DESIGN CHARACTERISTICS

ORGANIZATION	512K x 8b
	4Kb-PAGE PROGRAM MODE
TECHNOLOGY	N-WELL CMOS
	TRIPLE-LEVEL POLYSILICON
	SINGLE ALUMINUM LAYER
PROCESS PARAMETERS	
CELL	GATE LENGTH 1.0 μm
	TUNNEL OXIDE 100A
	INTER-POLY OXIDE 250A
PERIPHERAL	GATE LENGTH(NMOS) 2.0 μm
	GATE LENGTH(PMOS) 2.5 μm
	GATE OXIDE 400A
CELL SIZE(1bit)	12.9 μm^2
NAND CELL SIZE(8bit)	4 x 25.9 μm^2
CHIP SIZE	10.7 x 15.3 mm^2
ACCESS TIME	1.6 μsec
POWER CONSUMPTION	100mW
STANDBY POWER	50uW

VI. CONCLUSION

A 5-V-only CMOS 4-Mbit EEPROM has been realized by using a NAND-structured cell. Employing a newly developed NAND-cell control circuitry, block erasing, successive programming, and random reading operations are successfully realized. In a read operation, a dynamic sensing scheme is adopted to ensure sensing against the small cell current. On-chip high-voltage generators are implemented and the high voltages for erase/program are generated from an external 5-V supply.

ACKNOWLEDGMENT

The authors would like to thank Dr. Y. Takeishi and Dr. H. Iizuka for their continual encouragement. They also thank M. Chiba, H. Oodaira, S. Inoue, and K. Toita for their technical contributions.

REFERENCES

- [1] J. Miyamoto *et al.*, "An experimental 5-V-only 256-kbit CMOS EEPROM with a high-performance single-polysilicon cell," *IEEE J. Solid-State Circuits*, vol. SC-21, no. 5, pp. 852-860, Oct. 1986.
- [2] D. Cloaca, T. Lin, A. Chan, L. Chen, and A. Mihnea, "A million-cycle CMOS 256K EEPROM," *IEEE J. Solid-State Circuits*, vol. SC-22, no. 5, pp. 684-692, Oct. 1987.
- [3] T. J. Ting, T. Chang, T. Lin, C. Jenq, and K. L. C. Naiff, "A 50-ns CMOS 256K EEPROM," *IEEE J. Solid-State Circuits*, vol. 23, no. 5, pp. 1164-1170, Oct. 1988.
- [4] J. Y. Do, J. K. Kim, H. G. Lee, J. D. Choi, and H. K. Lim, "A 256K CMOS EEPROM with enhanced reliability and testability," in *Symp. VLSI Circuits Dig. Technol. Papers*, Aug. 1988, pp. 83-84.
- [5] Y. Terada *et al.*, "120 ns 128k \times 8b/64k \times 16b CMOS EEPROM," in *ISSCC Dig. Tech. Papers*, Feb. 1989, pp. 136-137.
- [6] F. Masuoka *et al.*, "A 256-kbit flash E²PROM using triple-polysilicon technology," *IEEE J. Solid-State Circuits*, vol. SC-22, no. 4, pp. 548-552, Aug. 1987.
- [7] G. Samachisa *et al.*, "A 128K flash EEPROM using double-polysilicon technology," *IEEE J. Solid-State Circuits*, vol. SC-22, no. 5, pp. 676-683, Oct. 1987.
- [8] V. Kynett *et al.*, "An in-system reprogrammable 32K \times 8 CMOS flash memory," *IEEE J. Solid-State Circuits*, vol. 23, no. 5, pp. 1157-1163, Oct. 1988.
- [9] S. D'Arrigo *et al.*, "A 5 V-only 256 kbit CMOS flash EEPROM," in *ISSCC Dig. Tech. Papers*, Feb. 1989, pp. 132-133.
- [10] R. A. Cernea *et al.*, "A 1Mb flash EEPROM," in *ISSCC Dig. Tech. Papers*, Feb. 1989, pp. 138-139.
- [11] V. Kynett *et al.*, "A 90 ns 100K erase/program cycle megabit flash memory," in *ISSCC Dig. Tech. Papers*, Feb. 1989, pp. 140-141.
- [12] F. Masuoka, M. Momodomi, Y. Iwata, and R. Shirota, "New ultra high density EPROM and flash EEPROM with NAND structure cell," in *IEDM Tech. Dig.*, 1987, pp. 552-555.
- [13] R. Shirota *et al.*, "A new NAND cell for ultra high density 5 V-only EEPROMS," in *Symp. VLSI Technology Dig. Technol. Papers*, May 1988, pp. 33-34.
- [14] M. Momodomi *et al.*, "A high density NAND EEPROM with block-page programming for microcomputer applications," in *Proc. CICC (San Diego, CA)*, May 15-18, 1989, paper 10.1.
- [15] Y. Itoh *et al.*, "An experimental 4Mb CMOS EEPROM with a NAND structured cell," in *ISSCC Dig. Tech. Papers*, Feb. 1989, pp. 134-135.
- [16] M. Momodomi *et al.*, "New device technologies for 5 V-only 4Mb EEPROM with NAND structured cell," in *IEDM Tech. Dig.*, 1988, pp. 412-415.
- [17] Y. Naruke *et al.*, "A 16Mb mask ROM with programmable redundancy," in *ISSCC Dig. Tech. Papers*, Feb. 1989, pp. 128-129.
- [18] S. Mori, M. Sato, Y. Mikata, T. Yanase, and K. Yoshikawa, "Polyoxide/nitride/oxide structure for highly reliable EPROM cells," in *Symp. VLSI Technol. Dig. Papers*, May 1984, pp. 38-39.
- [19] S. Mori *et al.*, "Reliable CVD inter-poly dielectrics for advanced E²EPROM," in *Symp. VLSI Technol. Dig. Papers*, May 1985, pp. 16-17.



Engineers of Japan.

Masaki Momodomi was born in Fukuoka, Japan, on March 11, 1958. He received the B.E. degree in electronic engineering from Kyushu University, Fukuoka, Japan in 1980.

He joined the Toshiba Research and Development Center, Kawasaki, Japan in 1980. Since then he has been working on the circuit design of high-density DRAM's and EEPROM's at the Toshiba ULSI Research Center.

Mr. Momodomi is a member of the Institute of Electronics, Information and Communication



Dr. Itoh is a member of the Japan Society of Applied Physics, the Physical Society of Japan, and the Institute of Electronics, Information and Communication Engineers of Japan.

Yasuo Itoh was born in Osaka, Japan, on August 1, 1953. He received the B.E. and M.E. degrees in electronic engineering in 1977 and 1979, respectively, and the Ph.D. degree in electrical engineering in 1982, all from Osaka University.

In 1982 he joined the Toshiba Research and Development Center, Toshiba Corporation, Kawasaki, Japan. Since then he has been engaged in the research and development of high-density DRAM's and EEPROM's at the ULSI Research Center.

Riichiro Shirota was born in Hyogo, Japan, on February 22, 1954. He received the B.E., M.E., and Ph.D. degrees in physics in 1977, 1979, and 1982, respectively, from Nagoya University.

In 1982 he joined the Toshiba Corporation, Kawasaki, Japan. Since then he has been engaged in the research and development of DRAM's and EEPROM's at the ULSI Research Center.



Yoshihisa Iwata was born in Aichi, Japan, on May 16, 1960. He received the B.S. degree in physics from the Nagaya University, Japan, in 1983.

He joined the Toshiba Research and Development Center, Kawasaki, Japan, in 1983. Since then he has been working on the circuit design of DRAM's and EEPROM's at the Toshiba ULSI Research Center.

Mr. Iwata is a member of the Institute of Electronics, Information and Communication



Engineering of Japan.

Ryoza Nakayama was born in Fukushima, Japan, on March 9, 1956. He graduated from Odaka Technical High School, Japan, in 1974.

He joined the Toshiba Research and Development Center, Kawasaki, Japan, in 1974, where he worked on the research and development of ion implantation, DRAM's, and EEPROM's. Since 1987 he has been engaged in the research and development of high-density EEPROM at the Toshiba ULSI Research Center.

Mr. Nakayama is a member of the Japan



Society of Applied Physics.



Ryouhei Kirisawa was born in Fukuoka, Japan, on October 1, 1958. He received the B.S. degree in electronic engineering from Chiba Institute of Technology, Japan, in 1983.

He joined the Toshiba Research and Development Center, Kawasaki, Japan, in 1983, where he worked on the research and development of EEPROM's. Since 1987 he has been engaged in the research and development of high-density EEPROM at the ULSI Research Center.

Mr. Kirisawa is a member of the Japan Society

of Applied Physics.



Tetsuo Endoh was born in Tokyo, Japan, on October 30, 1962. He received the B.S. degree in physics from the University of Tokyo, Japan in 1987.

He joined the Toshiba Research and Development Center, Kawasaki, Japan in 1987, where he worked on the research and development of CMOS device design. Since 1988 he has been engaged in the research and development of high-density EEPROM's at the Toshiba ULSI Research Center.



Tomoharu Tanaka was born in Yamaguchi, Japan, on July 8, 1962. He received the B.E. and M.E. degrees in applied physics from the University of Tsukuba, Japan, in 1985 and 1987, respectively.

He joined the Toshiba ULSI Research Center, Kawasaki, Japan, in 1987. Since then he has been working on the circuit design of high-density EEPROM.



Kazunori Ohuchi was born in Tochigi, Japan, in June 1947. He received the B.S. degree in electronic engineering from Tohoku University, Sendai, Japan, in 1970.

In 1970 he joined the Toshiba Research and Development Center, Toshiba Corporation, Kawasaki, Japan. Since then he has been working on the circuit and device design of MOS memories, including EEPROM, static RAM, and dynamic RAM. His current interests are in the advanced device structures and circuits for 16-Mbit dynamic RAM's and beyond.

Mr. Ohuchi is a member of the Institute of Electronics, Information and Communication Engineers of Japan.



Seiichi Aritome was born in Hiroshima, Japan, on August 9, 1960. He received the B.E. and M.E. degrees in electronic engineering from Hiroshima University, Hiroshima, Japan, in 1983 and 1985, respectively.

He joined the Toshiba Research and Development Center, Kawasaki, Japan, in 1985. Since then he has been engaged in the development of high-density DRAM's and nonvolatile semiconductor memory at the Toshiba ULSI Research Center.

Mr. Aritome is a member of Japan Society of Applied Physics.



Fujio Masuoka (A'88) was born in Takasaki, Japan, on May 8, 1943. He received the B.S., M.S., and Ph.D. degrees in electric engineering from Tohoku University, Sendai, Japan, in 1966, 1968, and 1971, respectively.

In 1971 he joined the Toshiba Research and Development Center, Toshiba Corporation, Kawasaki, Japan, where he has been working on MOS LSI memory. He is currently managing the MOS LSI memory research group. His research interests have been in new memory cells such as EPROM, EEPROM, MROM, and RAM.

Dr. Masuoka received the Watanabe Award and the National Invention Award in 1977 and 1978, respectively. He is a member of the Institute of Electronics, Information and Communication Engineers of Japan.