

NITRIDE ENGINEERING AND THE EFFECT OF INTERFACES ON CHARGE TRAP FLASH PERFORMANCE AND RELIABILITY

Sandhya C.^a, U. Ganguly^{a,b}, K.K. Singh^b, P.K. Singh^{a,b}, C. Olsen^b, S. M. Seutter^b, R. Hung^b, G. Conti^b, K. Ahmed^b, N. Krishna^b, J. Vasi^a, and S. Mahapatra^a

^aIndian Institute of Technology, Bombay, Mumbai, India

^bApplied Materials, Santa Clara, USA; E-mail: sandhyac@ee.iitb.ac.in

ABSTRACT

The performance and reliability of Charge Trap Flash with single and bi-layer Si-rich and N-rich nitride as the storage node is studied. Single layer devices show lower memory window and poor cycling endurance, and the underlying physical mechanisms for these issues are explained. An engineered trap layer consisting of Si-rich and N-rich nitride interfaced by a SiON barrier layer is proposed. The effect of varying the SiON interfacial layer position on memory window and reliability is investigated. Optimum bi-layer device shows higher memory window and negligible degradation due to cycling (at higher memory window) compared to single layer films. The role of SiON interface in improving the performance and reliability of bi-layer stacks is explained.

[*Keywords*: SONOS EEPROMs, Charge Trap Flash, Bandgap Engineering, Endurance, Data Retention]

INTRODUCTION

Over the last few years, NAND Flash memories are experiencing tremendous growth because of data storage applications for portable electronics. As evident from the ITRS roadmap, NAND Flash scaling is progressing at a much faster rate than CMOS logic and is likely to hit the “red brick wall” in very near future [1]. It has been shown that Conventional Floating Gate (FG) Flash is difficult to scale beyond the 3X node due to cell to cell interference, loss of Control Gate to FG coupling, reduction in FG volume (hence the number of electrons stored per bit) [2] and the inability to scale the tunnel oxide thickness below about 7-8nm [1]. Of all the possible alternatives, Charge Trap Flash (CTF) [3] is an attractive candidate as it exhibits negligible cell to cell interference, planar structure hence better scalability and fully CMOS compatible fabrication process. However, CTF suffers from conflicting trends in memory window versus data retention and needs careful attention before becoming a viable technology option.

In the past, band gap engineering of the tunnel dielectric [4], [5] as well as of the silicon nitride storage layer [6], [7] has been done to improve CTF memory window and reliability. The use of multi-layer deposited tunnel dielectric [4], [5] instead of conventional thermally grown SiO₂ may compromise the overall cell reliability, especially for Multi-Level Cell (MLC) operation that requires high Write/Erase (W/E) voltages for high memory window. Therefore, engineering the silicon nitride charge trap layer is a promising strategy to enhance the performance of CTF. Nitride composition gradients that resulted in a tapered band-gap structure demonstrated high memory window and retention but poor cycling endurance [6]. Recently, the use of silicon nitride-aluminum oxide-silicon nitride (NAN) composite as a storage layer demonstrated high memory window, good data retention and cycling endurance [8].

In this paper, we propose a novel charge storage structure having a bi-layer silicon nitride with a controlled silicon oxynitride (SiON) interface between the two nitride layers. This band gap engineered

storage node shows improved performance and reliability over single uniform nitride layer (this work) and graded-nitride devices reported elsewhere [6]. Comparable performance to the advanced NAN stack [8] is demonstrated, though with the advantage of simpler process integration by avoiding the incorporation of high-k dielectrics. The physical mechanism behind performance and reliability enhancement and stack design tradeoffs are discussed.

EXPERIMENTAL DETAILS

The fabrication process flow of the SONOS structures used in this work is illustrated in Table-1. The gate stacks consist of a 3.5nm Rapid Thermal Oxide (RTO) as a tunnel dielectric, a LPCVD silicon nitride of varying thickness and composition as the charge trap layer, and a 8nm High Temperature Oxide (HTO) as a blocking dielectric.

TABLE 1. FABRICATION PROCESS SEQUENCE FOR SONOS FLASH CAPACITOR STRUCTURES

- N substrate wafer clean
- Tunnel oxide (3.5nm), RTO
- LPCVD nitride storage layer (4/6/8nm)
- HTO deposited top oxide (8nm)
- Post HTO anneal
- Poly deposition (10nm)
- Boron Implant
- Metal contact formation
- Backside metallization (Al)

The Si₂H₆/NH₃ flow rates were varied during the LPCVD process to obtain Si-rich (Si⁺) and N-rich (N⁻) single layers having varying thicknesses (devices D1 through D5 as listed in Table-2). The Refractive Indices of N⁻ and Si⁺ blanket films were measured using a spectroscopic ellipsometer and was found to be 1.983 and 2.125 respectively, consistent with their compositional difference [9]. In bi-layer stacks, Si⁺ nitride of different thicknesses (see Table-2, devices D6 through D8) was deposited first, and then partially oxidized to produce ~2nm of SiON interface before N⁻ nitride deposition [10]. The position of the SiON interfacial layer depends on the initial Si⁺ nitride thickness as evident in Table-2. N₂ anneal was done after HTO deposition, which was followed by poly deposition, implant and activation, gate metallization and gate patterning to complete device fabrication.

The device schematic, trap density and band diagram of single layer nitride stacks are illustrated in Fig. 1. The trap density of Si⁺ and N⁻ layers [11] and the band gaps [6] are indicated in accordance with the existing literature. Similar diagrams for the bi-layer nitride stacks with the interfacial SiON layer is indicated in Fig. 2. The narrow SiON interfacial layer, as depicted with lower trap density [12] and higher barrier height [9] in Fig. 2, is consistent with literature. The different bi-layer stacks (D6 through D8 in Table-2) have a progressively varying position of the SiON interface, which is essential to explore optimum interfacial position for best memory performance and reliability. The measurements were conducted on SONOS capacitor squares of length 100μm.

TABLE 2. SPLIT CONDITIONS OF THE SONOS DEVICES WITH DIFFERENT NITRIDE CHARGE STORAGE LAYER COMPOSITIONS, 3.5nm TUNNEL OXIDE AND 8nm BLOCKING OXIDE.

Split	Nitride layer type	Thickness (nm)	Measured EOT (nm)
D1	Si ⁺	4	13.06
D2	Si ⁺	6	14.20
D3	N ⁺	4	13.24
D4	N ⁺	6	14.67
D5	N ⁺	8	15.86
D6	Si ⁺ bottom/ N ⁺ top	2/6	15.22
D7	Si ⁺ bottom/ N ⁺ top	4/4	15.89
D8	Si ⁺ bottom/ N ⁺ top	6/2	14.81




FIG. 1. SINGLE LAYER NITRIDE SONOS STACK (A) GATE STACK (B) TRAP PROFILE (C) BAND STRUCTURE




FIG. 2. BI-LAYER NITRIDE SONOS STACK WITH SION INTERFACE (A) GATE STACK (B) TRAP PROFILE (C) BAND STRUCTURE

RESULTS AND DISCUSSION

Single Layer Stacks

Figs. 3 and 4 respectively show the program transients for Si⁺ and N⁺ nitride SONOS devices at different biases. The transients were measured on fresh devices (open symbols) as well as after one W/E cycle (closed symbols). Some important differences between the two devices can be readily observed. First, fresh Si⁺ nitride devices show lower fixed charge and a starting V_{FB} of 0.2V than fresh N⁺ nitride (starting V_{FB} of 2V). After one W/E cycle, the fixed charge for Si⁺ nitride reduces as starting V_{FB} reduces to -0.5V and over erase is observed, while that for N⁺ nitride increases as starting V_{FB} increases further to ~3.5V. The Si⁺ nitride devices show faster programming with the onset of V_{FB} saturation at ~1ms, as opposed to slower programming and onset of saturation at ~1s as seen for N⁺ nitride. Faster program observed in Si⁺ nitride is consistent with higher trap density reported in such films [13]. However, Si⁺ nitride shows much lower saturation V_{FB} of 3.5V at 19V programming bias,

while the corresponding saturation V_{FB} of N⁺ nitride device is 7.5V at the same programming bias. Lower saturation V_{FB} for Si⁺ nitride can be linked to relatively shallow trap depth [14] in these films, which is consistent with published results [7], [11]. Note that the initial V_{FB} changes while the saturation V_{FB} remains unchanged after




FIG. 3. PROGRAM TRANSIENTS OF 6nm THICK Si⁺ NITRIDE SHOWING HIGHER MEMORY WINDOW AFTER THE FIRST W/E OPERATION.




FIG. 4. PROGRAM TRANSIENTS OF 6nm THICK N⁺ NITRIDE SHOWING A SMALLER MEMORY WINDOW AFTER THE FIRST W/E OPERATION.

only one W/E cycling. Therefore, the effective memory window for Si⁺ nitride increases (3.3V to 4V) while that for N⁺ nitride devices reduces (5.5V to 4V) after just a single W/E cycling at identical W/E bias (19V/-16V).

Figs. 5 and 6 respectively show the erase transients for Si⁺ and N⁺ nitride SONOS devices after programming to different V_{FB} levels by using different programming biases. Irrespective of programmed V_{FB} level, the devices can be erased to a final value, which however is much higher for N⁺ nitride than that obtained for Si⁺ nitride. While over erase is observed for Si⁺ nitride, the N⁺ nitride devices show evidence of permanent trapping (results in V_{FB} shift of ~1.5V over the fresh device) as they cannot be erased (no matter how long the erase pulsed is applied) below 3.5V as shown in Fig. 6. To explore this permanent trapping component, W/E cycling was performed at different W/E bias and on SONOS devices having different N⁺ layer thickness. The extracted permanent trapping component as a function of N⁺ layer thickness is shown in Fig. 7. Note that a non-erasable component of ~1.5V is observed in all cases irrespective of the N⁺ layer thickness. This suggests the occurrence of permanent trapping at the blocking-HTO/N⁺ nitride interface. It is important to note that Si⁺ nitride devices never show this permanent trapping component irrespective of the Si⁺ nitride thickness. Therefore in spite of high saturation V_{FB} , poor erase performance reduces the useable memory window for N⁺ nitride SONOS devices.




FIG. 5. ERASE TRANSIENTS IN 6nm Si⁺ NITRIDE SHOWING OVER ERASE.




FIG. 6. ERASE TRANSIENTS IN 6nm N⁺ NITRIDE INDICATING INCOMPLETE ERASE RESULTING FROM PERMANENT TRAPPING AT THE N⁺ NITRIDE/HTO INTERFACE.




FIG.7. NON-SCALING NATURE OF THE UNERASABLE TRAPPING IN SPLITS D3, D4 AND D5 SUGGESTING THE OCCURRENCE OF TRAPPING AT THE N⁺/HTO INTERFACE.

Fig. 8 shows the programmed state retention characteristics of Si⁺ and N⁺ nitride SONOS devices at room temperature. The Si⁺ nitride device shows much larger V_{FB} decay (0.6V in 10⁴s) compared to the N⁺ nitride device, the later exhibiting a corresponding decay of only 0.04V. This suggests relatively (compared to N⁺ nitride) shallow trap depth in Si⁺ nitride, which, is consistent with published results [7],[11], and justifies low saturation V_{FB} and faster erase observed in such films. Higher trap depth in N⁺ nitride is responsible for the excellent retention characteristics but makes erase slow in such devices.

Fig. 9 shows the W/E cycling endurance characteristics of N⁺ and Si⁺ nitride SONOS devices having varying charge-trap layer thicknesses. While the memory window is maintained after 10⁴ W/E cycles, a consistent increase in the erase-state V_{FB} is observed for all devices indicating trap generation. Interestingly, the erase state V_{FB} degradation (~0.8V) does not scale with nitride thickness irrespective of Si⁺ and N⁺ nitride stacks, indicating (from a simple electrostatics viewpoint [15]) the possible degradation (due to trap generation) of the blocking HTO/nitride interface.

Therefore, all single layer Si⁺ and N⁺ nitride SONOS devices show poor cycling endurance. The Si⁺ nitride devices show faster




FIG. 8. RETENTION CHARACTERISTICS OF SPLITS D2 AND D4. HIGHER CHARGE LOSS IS OBSERVED IN Si⁺ NITRIDE WHEN COMPARED TO N⁺ NITRIDE.




FIG. 9. DEGRADATION IN PROGRAM AND ERASE STATES OBSERVED WITH W/E CYCLING ACROSS SPLITS D1 THROUGH D4.

programming, no fixed charge problem and good erase, but suffer from low saturation V_{FB} and poor retention. The N⁺ nitride devices on the other hand, show excellent retention and good saturation V_{FB}, but show slow W/E speed and suffer from fixed charge issues.

Bi-layer Stacks

Fig. 10 shows the program transients of SONOS devices having bi-layer nitride stacks and compares them against that of a single layer N⁺ nitride device having equivalent thickness. Note that the initial fixed charge, believed to be due to permanent trapping at the blocking HTO/nitride interface (starting V_{FB}) decreases markedly with the reduction in thickness of the top N⁺ layer. Furthermore, the saturation V_{FB} also reduces with increasing bottom Si⁺ thickness. Note that the Si⁺/N⁺ = 2/6 (nm) bi-layer stack shows high permanent trapping while the Si⁺/N⁺ = 6/2 (nm) stack shows low saturation V_{FB}, consistent with single layer results. The Si⁺/N⁺ = 4/4 (nm) bi-layer stack shows low permanent trapping and high saturation V_{FB} and hence highest memory window. Fig. 11 shows the erase transients of

all bi-layer stacks and compares them with the N^+ nitride single layer device. Note that while the single layer and $Si^+/N^+ = 2/6$ (nm) bi-layer stack are difficult to erase (show permanent trapping), the $Si^+/N^+ = 4/4$ and $6/2$ (nm) devices show excellent erase capability. A comparison of saturated memory windows resulting from different programming voltages for various splits is shown in Fig. 12. All bi-layer stacks show a definite memory window improvement over single layer devices. The best memory window with low fixed charge, high saturation V_{FB} , high program speed and complete erase is demonstrated by the $Si^+/N^+ = 4/4$ (nm) bi-layer device




FIG. 10. PROGRAM TRANSIENTS OF BILAYER SPLITS. REGION A SHOWS REDUCED FIXED CHARGE WITH INCREASING Si^+ CONTENT AND REGION B SHOWS HIGHER PROGRAM SATURATION WITH INCREASING N^+ CONTENT.




FIG. 11. ERASE TRANSIENTS OF BI-LAYER SPLITS WITH D7 AND D8 DEMONSTRATING EXCELLENT ERASE CHARACTERISTICS WHEN COMPARED TO SINGLE LAYER N^+ DEVICES.




FIG. 12. COMPARISON OF THE W/E WINDOWS OF THE SONOS DEVICE SPLITS D5 TO D8, AT 25°C.

Fig. 13 shows the retention loss from programmed state for all bi-layer stacks, and compares them to that for single N^+ nitride device. The retention loss is sensitive to the position of SiON interface, and worsens with increasing bottom Si^+ layer thickness for the bi-layer devices. The $Si^+/N^+ = 2/6$ (nm) stack shows negligible loss like the N^+ nitride single layer stack. However the charge loss increases (shows a sudden jump) for the $Si^+/N^+ = 4/4$ (nm) device, and the $Si^+/N^+ = 6/2$ (nm) stack shows worse loss. To determine whether dominant charge loss is via the blocking top dielectric to gate or via the tunnel oxide to channel, retention was measured under varying gate bias stress as shown in Fig. 14. A positive gate bias stress would move the charge centroid towards the top dielectric, eventually resulting in charge loss by tunneling via the blocking dielectric to the gate. A negative gate bias stress on the other hand would push the electrons towards the tunnel dielectric and eventually enhancing the tunneling component via the bottom oxide. Note that charge loss was found to increase with negative bias, indicating that retention loss is primarily through the tunnel oxide. Therefore, the use of a slightly thicker tunnel oxide would reduce the retention loss observed in these devices.

Fig. 15 shows the W/E cycling endurance characteristics of all the bi-layer stacks. Compared to the single layer devices (see Fig. 9), all bi-layer devices show remarkable improvement in cycling induced erase state V_{FB} degradation. Though there is a strong dependence on the position of the SiON interface layer, the erase state V_{FB} shows negligible degradation for $Si^+/N^+ = 4/4$ and $6/2$ (nm) bi-layer device. This is in stark contrast to the single layer nitride endurance results in this study as well as in the literature [3], [6], [7], [16], [17] and consistent with recent results on NAN stacks [8]. The importance of the SiON interfacial layer position in improving the




FIG. 13. RETENTION LOSS AFTER 10^4 s, OF SPLITS D5 TO D8. CHARGE LOSS INCREASES WITH INCREASE IN Si^+ CONTENT IN THE STACK.




FIG. 14. PROGRAM STATE V_{FB} RETENTION DEGRADATION AT 10^4 s UNDER VARYING GATE BIAS STRESS. SIGNIFICANT DEGRADATION OF PROGRAM STATE UNDER NEGATIVE BIAS IMPLIES TUNNELING THROUGH TUNNEL DIELECTRIC AS THE MAJOR CHARGE LOSS MECHANISM.

cycling endurance is worth a mention as the improvement is inexplicable by attribution to simply the ratio of Si^+ vs. N^+ nitride layer thickness in the bi-layer stack (as plausible in the case of W/E or retention performance). The signature effect of the SiON barrier layer explains the improvement for the bi-layer endurance as single layer nitride endurance is poor - regardless of the choice of nitride composition. The physical mechanism responsible for the differences between single layer and bi-layer stacks is discussed next.




FIG. 15. ENDURANCE CHARACTERISTICS ACROSS THE COMPOSITE STACKS - D6 TO D8. THE INTERFACIAL LAYER ACTS AS AN EFFECTIVE BARRIER TOWARDS REDUCING THE DAMAGE AT THE N^+ /HTO INTERFACE RESULTING IN IMPROVED CHARACTERISTICS COMPARED TO SINGLE LAYER STACKS.

Physical Mechanisms

As explained previously, the program speed and retention are qualitatively consistent with trap density and trap depth for single layer Si^+ and N^+ nitride films. Si^+ nitride reportedly has higher trap density and lower trap depth [11] and therefore shows high program speed, good erase capability but low saturation V_{FB} . The resultant higher charge mobility (hopping conduction) can explain the low fixed charge and no permanent trapping at the nitride/HTO interface in these films. The converse (low trap density and high trap depth) is true for N^+ films, which manifests as large permanent trapping, good retention but high saturation V_{FB} . Both Si^+ and N^+ nitride stacks show erase V_{FB} degradation during cycling as a result of trap generation at the blocking HTO/nitride interface.

For bi-layer stacks, the potential barrier provided by the SiON interface (Fig. 1c) divides the trap layer into two potential wells and likely confines the injected charges to the bottom Si^+ nitride potential well. This key insight can be obtained by comparing the erase V_{FB} for single and bi-layer stacks (Fig. 9 and 15). As shown before, the HTO blocking oxide/ N^+ nitride interface is responsible for permanent charge trapping in the single layer devices. While this interface is also present in the bi-layer devices, it does not affect the erase state because carriers are blocked by the SiON barrier layer from reaching the N^+ nitride/HTO interface and permanent trapping is avoided. This is evident from the dramatic fixed charge reduction as seen in Fig. 10 for the $\text{Si}^+/\text{N}^+ = 4/4$ and $6/2$ (nm) devices, which also show excellent (like Si^+ nitride single layer) erase characteristics. It is interesting to note that the $\text{Si}^+/\text{N}^+ = 2/6$ (nm) bi-layer device still shows some permanent trapping and poorer erase as the bottom Si^+ nitride layer gets consumed into SiON and the barrier is nonexistent.

The large discontinuity in retention as seen in Fig. 13 for bi-layer stacks having non-negligible bottom Si^+ nitride is consistent with the material dependent trap depth in the vicinity of the critical charge loss path (i.e. the tunnel oxide) [6], [7], [12], [18], [19]. The composition

independent nitride/HTO interface degradation with cycling in single layer nitride splits is avoided in $\text{Si}^+/\text{N}^+ = 4/4$ and $6/2$ (nm) bi-layer nitride stacks while the $\text{Si}^+/\text{N}^+ = 2/6$ (nm) device shows degradation equal to single layer nitrides. This provides an interesting insight to trap generation mechanism and control in CTF devices with SiON interface layer position. The trap generation efficiency (number of generated traps per number of carriers traversing the gate stack during W/E [19]) gets reduced as charges tunneling at high electric fields are strongly scattered by the SiON interface barrier layer and thermalized to low energy carriers that reach the nitride/HTO interface and are unable to generate traps. The emergence of poor cycling endurance for the $\text{Si}^+/\text{N}^+ = 2/6$ (nm) stack as exhibited in Fig. 15, is possibly because the Si^+ layer is converted to SiON, the bottom Si^+ nitride potential well disappears and the scattering interfaces of the potential well are removed. This ineffectiveness of the SiON barrier (relative to $\text{Si}^+/\text{N}^+ = 4/4$ and $6/2$ (nm) bi-layer nitride stacks) is consistent with the permanent trapping observed in this stack where the carriers populate the top (N^+) nitride potential well in the absence of the bottom (Si^+) potential well due to the position of the SiON interface layer.

CONCLUSION

Charge Trap Flash with single layer Si^+ or N^+ nitride as the storage node displays contrasting properties and shows clear performance and reliability trade-offs. The Si^+ nitride exhibits high density of relatively shallow traps. In contrast, N^+ nitride has deeper but fewer traps. Due to low saturation V_{FB} for Si^+ and high starting V_{FB} for N^+ , overall memory window remains small for both stacks. N^+ nitride show better retention but poorer erase capability compared to Si^+ nitride. Both stacks show erase V_{FB} degradation during cycling.

In comparison, bi-layer Si^+/N^+ nitride sandwiched stacks with an interfacial SiON layer show higher memory window and better cycling endurance. The SiON barrier can be optimally positioned to confine the carriers in the bottom Si^+ nitride well. This results in simultaneous improvement in memory window and endurance. Trap generation in blocking HTO/nitride interface that causes erase V_{FB} degradation during cycling is dramatically reduced by interface barrier insertion. The barrier helps reduce energy of electrons impinging on the blocking HTO/nitride interface and therefore reduces trap generation during cycling. Retention loss is attributed to tunneling of carriers through the tunnel dielectric. A thicker tunnel oxide can independently improve retention (independent of memory window and cycling endurance) to produce an overall optimized high performance CTF device.

ACKNOWLEDGEMENT

IIT Bombay would like to acknowledge SRC (GRC) for financial support.

REFERENCES

- [1] ITRS, Process Integration, Devices, and Structures, 2007 Edition, pp. 35-37.
- [2] K. Kim, "Technology for sub-50 nm DRAM and NAND flash manufacturing," *IEDM*, 2005, pp. 333-336.
- [3] Y. Park, "Highly Manufacturable 32Gb Multi - Level NAND Flash Memory with 0.0098 μm^2 Cell Size using TANOS (Si - Oxide - Al₂O₃ - TaN) Cell Technology," *IEDM*, 2006, pp. 54-55.
- [4] J. Van Houdt, "High-k materials for nonvolatile memory applications", *IRPS*, 2005, pp. 234-239.
- [5] S. Y. Wang et al, "Reliability And Processing Effects Of Bandgap Engineered SONOS (BE-SONOS) Flash Memory", *IRPS*, 2007, pp. 171-176.

- [6] K. H. Wu et al, "SONOS Device With Tapered Bandgap Nitride Layer", *IEEE Tran. on Electron Dev.* v.52 no.5, 2005, pp.987-992.
- [7] H.C.Chien et al., "Two-bit SONOS type Flash using a band engineering in the nitride layer", *Microelectron. Eng.*, v.80, 2005, pp. 256.
- [8] Z. Huo et al., "Band Engineered Charge Trap Layer for highly Reliable MLC Flash Memory", *VLSI Tech. Symp.*, 2007, pp. 138-139.
- [9] S.C Bayliss, "Silicon oxynitride as a tunable optical material" *Journal of Physics Condensed Matter*, v.6,1994, pp. 4961-70.
- [10] H. Wong et al, "Preparation of Thin Dielectric Film for Nonvolatile Memory by Thermal Oxidation of Si-Rich LPCVD Nitride", *Journal of Electrochemical Society*, v.148, 2005, pp.G275-G278.
- [11] K. Tae Hun et al., "Electron trap density distribution of Si-rich silicon nitride extracted using the modified negative charge decay model of silicon-oxide-nitride-oxide-silicon structure at elevated temperatures", *App. Phys. Lett.*, v. 89, 2006, pp. 63508(1-3).
- [12] S. J. Wrazien et al., "Characterization of SONOS Oxynitride nonvolatile semiconductor memory devices", *Solid-State Electronics*, v. 47, Issue 5, 2003, pp. 885-891.
- [13] M. Petersen, "Density functional theory study of deep traps in silicon nitride memories" *App. Phys. Lett.*, v.89, 2006, pp. 053511(1-3).
- [14] A. Paul et al., "Comprehensive Simulation of Program, Erase and Retention in Charge Trapping Flash Memories", *IEDM*, 2006, pp. 1-4.
- [15] T. Ishida et al., "Characterization of Charge Traps in Metal-Oxide-Nitride-Oxide-Semiconductor (MONOS) Structures for Embedded Flash Memories", *IRPS*, 2006, pp. 516-522.
- [16] D. Kang et al., "Improving The Endurance Characteristics Through Boron Implant At Active Edge In 1 G NAND Flash", *IRPS*, 2007, pp. 652-653.
- [17] C. H. Lee, "Charge Trapping Memory Cell of TANOS (Si-Oxide-SiN-Al₂O₃-TaN) Structure Compatible to Conventional NAND Flash Memory", *NVSMW*, 2006, pp. 54-55.
- [18] V. J. Kapoor et. al, "Chemical Composition, Charge Trapping, and Memory Properties of Oxynitride Films for MNOS Devices", *J. Electrochem. Soc.*, v. 137, 1990, pp. 3589-3596.
- [19] G. Zhang, "Spatial Distribution of Charge Traps in a SONOS-Type Flash Memory Using a High-*k* Trapping Layer", *IEEE Tran. on Electron Dev.*, v.54, no. 12, 2007, pp. 3317-3324.