


# PRINCIPLES OF CMOS VLSI DESIGN




*A Systems Perspective*


SECOND EDITION

NEIL H. E. WESTE  
KAMRAN ESHRAGHIAN



$$H(n) = \sum_{n=0}^M k_n x_n$$





# PRINCIPLES OF CMOS VLSI DESIGN: *A Systems Perspective* SECOND EDITION

Neil H. E. Weste and Kamran Eshraghian

This popular introduction to CMOS VLSI design has been revised extensively to reflect changes in the technology and trends in the industry. Covering CMOS design from a digital systems level to the circuit level, and providing a background in CMOS processing technology, the book includes both an explanation of basic theory and a guide to good engineering practice. The material is of use to designers employing gate array, standard cell, or custom design approaches.

Since the first edition appeared, CMOS technology has assumed a central position in modern electronic system design. Processes have grown denser, and automated design tools have become common, leading to far more complex chips operating at much higher speeds. With these advances, CMOS design approaches have changed, reflected here in greater emphasis on clocking, power distribution, design margining, and testing.

## FEATURES

- New chapter devoted to testing;
- New sections cover emerging technologies, such as BiCMOS, logic synthesis, and parallel scan testing;
- Numerous and detailed examples—from basic gates to subsystems to chips—illustrate design concepts and methods;
- Extensive artwork, completely revised and expanded, depicting CMOS schematics, simulation waveforms, and layouts.

Whether the reader is first learning CMOS system design or looking for a comprehensive reference on contemporary CMOS technology, this book will be both appropriate and valuable.

**Neil H. E. Weste** is President of TLW, Inc., a VLSI engineering company in Burlington, MA. Previously, he was Director of VLSI Systems at Symbolics, Inc., where he led the team that developed the Ivory Lisp microprocessor. Earlier, he worked at AT&T Bell Laboratories.

**Kamran Eshraghian** is Associate Professor and Director of the Center for Gallium Arsenide VLSI Technology at the University of Adelaide, South Australia. He was affiliated previously with Philips Research.

ADDISON-WESLEY PUBLISHING COMPANY



ISBN 0-201-53376-4

WESTE  
ESHRAGHIAN



PRINCIPLES OF CMOS VLSI DESIGN

TK7874  
.W522  
1993

c. 1  
SVO

WEIL, GOTSHAL & MANGES LLP SV LIBRARY



1800001278

# PRINCIPLES OF CMOS VLSI DESIGN

---

# **PRINCIPLES OF CMOS VLSI DESIGN**

## **A Systems Perspective**

*Second Edition*

**Neil H. E. Weste**

TLW, Inc.

**Kamran Eshraghian**

University of Adelaide



**ADDISON-WESLEY PUBLISHING COMPANY**

Reading, Massachusetts • Menlo Park, California • New York  
Don Mills, Ontario • Wokingham, England • Amsterdam • Bonn  
Sydney • Singapore • Tokyo • Madrid • San Juan • Milan • Paris

Micron Ex. 1037, p. 6

Micron v. YMTC

IPR2025-00119

This book is in the Addison-Wesley VLSI Systems Series.

Lynn Conway and Charles Seitz, *Consulting Editors*

### **The VLSI Systems Series**

---

*Circuits, Interconnections, and Packaging for VLSI* by H. B. Bakoglu

*Analog VLSI and Neural Systems* by Carver Mead

*The CMOS3 Cell Library* edited by Dennis Heinbuch

*Computer Aids for VLSI Design* by Steven Rubin

*The Design and Analysis of VLSI Circuits* by Lance Glasser and Daniel Dobberpuhl

*Principles of CMOS VLSI Design* by Neil H. E. Weste and Kamran Eshraghian

Also from Addison-Wesley:

*An Introduction to VLSI Systems* by Carver Mead and Lynn Conway

**Sponsoring Editor:** Peter S. Gordon  
**Production Supervisor:** Peggy McMahon  
**Marketing Manager:** Bob Donegan  
**Manufacturing Supervisor:** Roy Logan  
**Cover Designer:** Eileen Hoff  
**Composition Services:** Mike Wile  
**Technical Art Supervisor:** Joseph K. Vetere  
**Technical Art Consultant:** Loretta Bailey  
**Technical Art Coordinator:** Alena B. Konecny

**Library of Congress Cataloging-in-Publication Data**

Weste, Neil H. E.

Principles of CMOS VLSI design : a systems perspective / Neil Weste, Kamran Eshraghian -- 2nd ed.

p. cm.

Includes bibliographical references and index.

ISBN 0-201-53376-6

1. Intergrated circuits--Very large scale integration--design and construction 2. Metal oxide semiconductors, Complementary.

I. Eshraghian, Kamran. II. Title.

TK7874.W46 1992

621.3'95--dc20

92-16564

*Cover Photo:* Dick Morton

*Cover Art:* Neil Weste

*Photo Credit:* Plates 5, 12, and 13, Melgar Photography, Inc., Santa Clara, CA



Copyright © 1993 by AT&T

Reprinted with corrections April, 1994

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of the publisher. Printed in the United States of America.

5 6 7 8 9 10-MA-969594

Micron Ex. 1037, p. 8

Micron v. YMTC

IPR2025-00119

To Avril, Melissa, Tammy and Nicky  
and Shohreh, Michelle, Kylie, Natasha and Jason

# ABOUT THE AUTHORS

Neil Weste is President of TLW, Inc., a VLSI engineering company in Burlington, Massachusetts. Before cofounding TLW, he was Director of VLSI Systems at Symbolics, Inc., where he led the team that developed the Ivory Lisp microprocessor and the NS design system. Prior to joining Symbolics, Inc., Weste spent six years at AT&T Bell Labs in Holmdel, New Jersey. He worked one year at the Microelectronics Center of North Carolina, with teaching duties at Duke University and the University of North Carolina, Chapel Hill. Weste received his B. Sc., B.E., and Ph.D. from the University of Adelaide, South Australia.

Kamran Eshraghian is an Associate Professor in Electrical Engineering and Director of the Center for Gallium Arsenide VLSI Technology at The University of Adelaide, South Australia. His research interests include very high performance circuits, systems and architectures with applications in digital signal processing. Eshraghian received his B.Tech., B.E., and Ph.D. from the University of Adelaide. Prior to teaching, Eshraghian was with Philips Ltd. as an IC designer.

# PREFACE

In the eight years since this book was first published, CMOS technology has steadily moved to occupy a central position in modern electronic system design. Whether digital systems are high speed, high density, low power, or low cost, CMOS technology finds ubiquitous use in the majority of leading-edge commercial applications. CMOS processes have shrunk, and more automated design tools have become commonplace, leading to far more complex chips operating at much higher speeds than a decade ago. While the basic theory of CMOS design remains unchanged, the emphasis and approach to design have changed. With smaller processes and higher speeds comes an increased emphasis on clocking and power distribution, while with complex chip designs and short time-to-market constraints, less emphasis is now placed on die size and the physical details of chip design. The requirement for higher-quality CMOS chips has also increased the need for good approaches to testing.

This edition was updated with these changes in mind. All chapters have undergone extensive revision, and a new chapter on testing replaces one on symbolic layout. Sections on emerging technologies such as BiCMOS, logic synthesis, and parallel scan testing have been added. The overall emphasis has been to include as much as possible of the engineering (and to some extent, the economic) side of CMOS-system design. The artwork has been completely redone and many new figures have been added. All figures were captured on a CMOS VLSI design system. Thus, where possible, diagrams were checked via simulation or net comparison. The tendency has been to include figures where possible (“a picture is worth a thousand words”) to trigger the reader’s thinking.

As a text, this book provides students with the necessary background to complete CMOS designs and assess which particular design style to use on a given design, from Field Programmable Gate Arrays to full custom design. For the practicing designer, the book provides an extensive source of reference material that covers contemporary CMOS logic, circuit, design, and processing technology.

In common with the first edition, the text is divided into three main sections. The first deals with basic CMOS logic and circuit design and CMOS

processing technology. This includes design issues such as speed, power dissipation, and clocking and subsystem design. The second section deals with design approaches and testing. The final section describes three examples of CMOS module/chip designs to provide working examples of the material presented in the first two parts of the book.

In the eighties, designers struggled with tools, circuit techniques, and technology to build CMOS digital systems that could frequently be mastered by one person. The design issues, for example, related to whether a simulation for a circuit could be done and, if so, how accurately. Or perhaps the success of a project depended on a router or a design-rule checker that could deal with large databases. Today, the technology has moved to a point where, to a first order, the technology always works. Failures in design relate to incomplete specifications, inadequate testing, poor communication between designers in a team, or other issues that are somewhat removed from the detailed engineering that still has to take place. That engineering is supported by well-developed design tools. A significant task to be mastered in today's world (once the basics have been learnt) is to take a specification, turn it into a design, enter the design into a CAD system, test it, have it manufactured, and then be able to ship the product.

Increasingly, CMOS VLSI design is being seen as an ideal medium in which to teach the general digital (and analog) system design principles required in such a design process by introducing such issues as structured design and testing. Coupled with education-based Field Programmable Logic Array tools and prototyping kits, courses can be crafted around the basic principles of CMOS design, such as logic design and delay estimation, and coupled with more advanced topics such as simulation, timing analysis, placement and routing, and testing. With reprogrammable hardware, the concept-to-reality delay is reduced to minutes, and the education dynamics of almost-real-time feedback can only help in the education of tomorrow's system designers. The principles used in these laboratory systems are then applicable, with suitable modifications and information, to real-world products, whether such products employ gate-array, standard-cell, or full-custom CMOS design techniques.

*Burlington, Mass.*

N. H. E. W.

*Technical Note:* The text was revised using Microsoft Word 4/5 on an Apple Mac II (8Mb RAM, 1.2Gb disk) from a scanned OCR'ed version of the first-edition text. The figures were captured by the author using the TLW NS VLSI design software (developed at Symbolics) with custom Lisp code for specialized EPS output and for capturing SPICE simulation results. The NS design system was run under the Genera operating system on the Mac II, using a Symbolics MacIvory 2 board (2.6 Mwords physical memory, 400Mb of paging space), and a Symbolics XL 1200 Lisp machine. All design work

(symbolic layout and schematic capture, net comparison, SPICE, timing and switch simulation, compaction, and timing analysis) dealt with in the book was completed on these machines. In fact, an interesting example of “the wheel of reincarnation” applies: the first edition of the book was used in part to create the Ivory Lisp microprocessor, while the processor was used in turn to create the second edition of the text.

## ACKNOWLEDGMENTS

Bruce Edwards, Chris Terman, Jud Leonard, and Brian Ogilvie of TLW, Inc. supplied a number of the circuit designs used in this edition. They also provided comments and encouragement during the rewrite. Kurt Keutzer provided material on logic synthesis. Tom Knight, André DeHon, and Thomas Simon provided material on high-performance CMOS pads. Jim Cherry provided material on timing analyzers. Fred Rosenberger helped with metastability and provided corrections to the first edition. Don MacLennan provided feedback on the section on design economics. The author would like to acknowledge the support of Amihai Miron and that of Philips Laboratories for permission to include the ghost canceller system example in Chapter 9. Analog Devices provided the means to fabricate and test the A/D described in Chapter 9. Diane DeCastro was of assistance in the early stages of this rewrite with OCR support for the capture of the previous text. Bryan Ackland and Ismail Eldumiati of AT&T Bell Labs also provided assistance.

A number of reviewers were instrumental in determining the direction of this revision, and their detailed comments on the first drafts were much appreciated. In particular, the author would like to thank Don Trotter for sharing his course notes and his detailed comments on the first draft. Lex A. Akers, Jonathan Allen, Andreas Andreou, James H. Aylor, Prithvraj Banaerjee, Hans van den Biggelaar, Ray Chen, Willhelm Eggimann, Joseph Ku, Ronald K. Lomax, and John Uyemura also provided valuable feedback.

Finally, the author would like to thank his family—Avril, Melissa, Tammy, and Nicky—for their continued support and their work on the book through the long period it took to complete this revision.

*Burlington, Mass.*


N. H. E. W.

The author would like to thank the following people for their input on corrections to the first printing of the second edition: Professor Fred Rosenberger (and staff and students) of Washington University, St. Louis, MO; Professor H. Hwang of Mankato State University, Mankato, MN; Professor Douglas Fouts (and students) of the Naval Postgraduate School, Monterey, CA; Mr. Joseph Skudlarek of Mentor Graphics, Wilsonville, OR.

N.H.E.W.3/94

KEY TO SCHEMATICS USED IN THIS BOOK

PRIMITIVES





BUSSES




a bus width specifies the width of the bus and the bus ripper or bus fork/join specify which subfields of the bus are extracted from the bus

a bus ripper can extract arbitrary fields per connection, while a bus fork/join extracts one signal per connection




a bus can be named by concatenating names or fields  
Here the bus FOO<3:0> is made up of the signals A,B,C and D with FOO<3>=A etc.




REPLICATION

replication is indicated by a small x and a number on a schematic icon



DEVICE/GATE SIZES

an nMOS transistor with Width = 2 and Length = 1  
the units are in terms of minimum device width and length  
i.e. in a process where Wmin = 2μ and Lmin = 0.8μ, W=4μ and L=0.8μ.



You may obtain any future corrections or updated information regarding this book by sending electronic mail to the following Internet address: [vlsi@aw.com](mailto:vlsi@aw.com) Please follow the example provided below.

Example:

%mail [vlsi@aw.com](mailto:vlsi@aw.com)

subject: Weste

path return@address.edu <your email address>

send information

# CONTENTS

**PART 1**  
**INTRODUCTION TO CMOS TECHNOLOGY 1**

**1**  
**INTRODUCTION TO CMOS CIRCUITS 3**

1.1	A Brief History	3
1.2	Book Summary	4
1.3	MOS Transistors	5
1.4	MOS Transistor Switches	7
1.5	CMOS Logic	9
	1.5.1 The Inverter	9
	1.5.2 Combinational Logic	10
	1.5.3 The NAND Gate	11
	1.5.4 The NOR Gate	13
	1.5.5 Compound Gates	15
	1.5.6 Multiplexers	17
	1.5.7 Memory—Latches and Registers	19
1.6	Circuit and System Representations	21
	1.6.1 Behavioral Representation	22
	1.6.2 Structural Representation	24
	1.6.3 Physical Representation	28

1.7	An Example	30
1.7.1	Specification	31
1.7.2	Behavioral Description	31
1.7.3	Structural Specification	32
1.7.4	Physical Description	35
1.7.5	Summary	37
1.8	CMOS Scorecard	38
1.9	Summary	39
1.10	References	39

## 2

### MOS TRANSISTOR THEORY 41

2.1	Introduction	41
2.1.1	nMOS Enhancement Transistor	43
2.1.2	pMOS Enhancement Transistor	47
2.1.3	Threshold Voltage	47
2.1.3.1	Threshold Voltage Equations	48
2.1.4	Body Effect	51
2.2	MOS Device Design Equations	51
2.2.1	Basic DC Equations	51
2.2.2	Second Order Effects	53
2.2.2.1	Threshold Voltage—Body Effect	54
2.2.2.2	Subthreshold Region	55
2.2.2.3	Channel-length Modulation	55
2.2.2.4	Mobility Variation	56
2.2.2.5	Fowler-Nordheim Tunneling	57
2.2.2.6	Drain Punchthrough	57
2.2.2.7	Impact Ionization—Hot Electrons	57
2.2.3	MOS Models	58
2.2.4	Small Signal AC Characteristics	59
2.3	The Complementary CMOS Inverter—DC Characteristics	61
2.3.1	$\beta_n/\beta_p$ Ratio	68
2.3.2	Noise Margin	69
2.3.3	The CMOS Inverter as an Amplifier	71
2.4	Static Load MOS Inverters	72
2.4.1	The Pseudo-nMOS Inverter	73
2.4.2	Saturated Load Inverters	77
2.4.3	More Saturated Load Inverters	78
2.4.4	The Cascode Inverter	80
2.4.5	TTL Interface Inverter	80
2.5	The Differential Inverter	81
2.6	The Transmission Gate	86
2.7	The Tristate Inverter	91

2.8	Bipolar Devices	91
	2.8.1 Diodes	91
	2.8.2 Bipolar Transistors	93
	2.8.3 BiCMOS Inverters	96
2.9	Summary	98
2.10	Exercises	98
2.11	Appendix—SPICE Level 3 Model	99
2.12	References	106

### **3**

	<b>CMOS PROCESSING TECHNOLOGY</b>	<b>109</b>
3.1	Silicon Semiconductor Technology: An Overview	109
	3.1.1 Wafer Processing	110
	3.1.2 Oxidation	111
	3.1.3 Epitaxy, Deposition, Ion-Implantation, and Diffusion	111
	3.1.4 The Silicon Gate Process	113
3.2	Basic CMOS Technology	117
	3.2.1 A basic n-well CMOS Process	117
	3.2.2 The p-well Process	123
	3.2.3 Twin-Tub Processes	124
	3.2.4 Silicon On Insulator	125
3.3	CMOS Process Enhancements	130
	3.3.1 Interconnect	130
	3.3.1.1 Metal Interconnect	130
	3.3.1.2 Polysilicon/Refractory Metal Interconnect	132
	3.3.1.3 Local Interconnect	133
	3.3.2 Circuit Elements	134
	3.3.2.1 Resistors	134
	3.3.2.2 Capacitors	134
	3.3.2.3 Electrically Alterable ROM	136
	3.3.2.4 Bipolar Transistors	136
	3.3.2.5 Thin-film Transistors	139
	3.3.3 3-D CMOS	140
	3.3.4 Summary	141
3.4	Layout Design Rules	142
	3.4.1 Layer Representations	143
	3.4.2 CMOS n-well Rules	144
	3.4.3 Design Rule Backgrounder	150
	3.4.4 Scribe Line	155
	3.4.5 Layer Assignments	155
	3.4.6 SOI Rules	156
	3.4.7 Design Rules—Summary	156
3.5	Latchup	156

3.5.1	The Physical Origin of Latchup	156
3.5.2	Latchup Triggering	158
3.5.3	Latchup Prevention	160
3.5.4	Internal Latchup Prevention Techniques	161
3.5.5	I/O Latchup Prevention	162
3.6	Technology-related CAD Issues	163
3.6.1	DRC—Spacing and Dimension Checks	164
3.6.2	Circuit Extraction	166
3.7	Summary	167
3.8	Exercises	167
3.9	Appendix—An n-well CMOS Technology Process Flow	168
3.10	References	172

## 4

<b>CIRCUIT CHARACTERIZATION AND PERFORMANCE ESTIMATION</b>		<b>175</b>
4.1	Introduction	175
4.2	Resistance Estimation	176
4.2.1	Resistance of Nonrectangular Regions	178
4.2.2	Contact and Via Resistance	179
4.3	Capacitance Estimation	180
4.3.1	MOS-Capacitor Characteristics	180
4.3.2	MOS Device Capacitances	183
4.3.3	Diffusion (source/drain) Capacitance	186
4.3.4	SPICE Modeling of MOS Capacitances	188
4.3.5	Routing Capacitance	191
4.3.5.1	Single Wire Capacitance	191
4.3.5.2	Multiple Conductor Capacitances	192
4.3.6	Distributed RC Effects	198
4.3.7	Capacitance Design Guide	202
4.3.8	Wire Length Design Guide	204
4.4	Inductance	205
4.5	Switching Characteristics	207
4.5.1	Analytic Delay Models	208
4.5.1.1	Fall Time	208
4.5.1.2	Rise Time	210
4.5.1.3	Delay Time	211
4.5.2	Empirical Delay Models	213
4.5.3	Gate Delays	214
4.5.4	Further Delay Topics	216
4.5.4.1	Input Waveform Slope	216
4.5.4.2	Input Capacitance	217
4.5.4.3	Switch-Level RC Models	218

	4.5.4.4	Macromodeling	221
	4.5.4.5	Body Effect	223
	4.5.5	Summary	225
4.6		CMOS-Gate Transistor Sizing	226
	4.6.1	Cascaded Complimentary Inverters	226
	4.6.2	Cascaded Pseudo-nMOS Inverters	228
	4.6.3	Stage Ratio	229
4.7		Power Dissipation	231
	4.7.1	Static Dissipation	231
	4.7.2	Dynamic Dissipation	233
	4.7.3	Short-Circuit Dissipation	235
	4.7.4	Total Power Dissipation	236
	4.7.5	Power Economy	237
4.8		Sizing Routing Conductors	238
	4.8.1	Power and Ground Bounce	239
	4.8.2	Contact Replication	240
4.9		Charge Sharing	240
4.10		Design Margining	243
	4.10.1	Temperature	243
	4.10.2	Supply Voltage	244
	4.10.3	Process Variation	245
	4.10.4	Design Corners	246
	4.10.5	Packaging Issues	247
	4.10.6	Power and Clock Conductor Sizing	248
	4.10.7	Summary	248
4.11		Yield	248
4.12		Reliability	250
4.13		Scaling of MOS Transistor Dimensions	250
	4.13.1	Scaling Principles	251
	4.13.2	Interconnect-Layer Scaling	253
	4.13.3	Scaling in Practice	255
4.14		Summary	255
4.15		Exercises	256
4.16		References	257

## 5

		<b>CMOS CIRCUIT AND LOGIC DESIGN</b>	<b>261</b>
5.1		Introduction	261
5.2		CMOS Logic Gate Design	262
	5.2.1	Fan-in and Fan-out	264
	5.2.2	Typical CMOS NAND and NOR Delays	267
	5.2.3	Transistor Sizing	271
	5.2.4	Summary	272

5.3	Basic Physical Design of Simple Logic Gates	273
5.3.1	The Inverter	273
5.3.2	NAND and NOR gates	278
5.3.3	Complex Logic Gates Layout	279
5.3.4	CMOS Standard Cell Design	283
5.3.5	Gate Array Layout	285
5.3.6	Sea-of-Gates Layout	286
5.3.7	General CMOS Logic-Gate Layout Guidelines	287
5.3.8	Layout Optimization for Performance	290
5.3.9	Transmission-gate Layout Considerations	291
5.3.10	2-input Multiplexer	294
5.4	CMOS Logic Structures	295
5.4.1	CMOS Complementary Logic	295
5.4.2	BiCMOS Logic	297
5.4.3	Pseudo-nMOS Logic	298
5.4.4	Dynamic CMOS Logic	301
5.4.5	Clocked CMOS Logic (C <sup>2</sup> MOS)	302
5.4.6	Pass-transistor Logic	304
5.4.7	CMOS Domino Logic	308
5.4.8	NP Domino Logic (Zipper CMOS)	310
5.4.9	Cascade Voltage Switch Logic (CVSL)	311
5.4.10	SFPL Logic	314
5.4.11	Summary	315
5.5	Clocking Strategies	317
5.5.1	Clocked Systems	317
5.5.2	Latches and Registers	318
5.5.3	System Timing	322
5.5.4	Setup and Hold Time	323
5.5.5	Single-phase Memory Structures	325
5.5.6	Phase Locked Loop Clock Techniques	334
5.5.7	Metastability and Synchronization Failures	337
5.5.8	Single-phase Logic Structures	340
5.5.9	Two-phase Clocking	344
5.5.10	Two-phase Memory Structures	346
5.5.11	Two-phase Logic Structures	350
5.5.12	Four-phase Clocking	351
5.5.13	Four-phase Memory Structures	352
5.5.14	Four-phase Logic Structures	353
5.5.15	Recommended Clocking Approaches	355
5.5.16	Clock Distribution	356
5.6	I/O Structures	357
5.6.1	Overall Organization	357
5.6.2	V <sub>DD</sub> and V <sub>SS</sub> Pads	360
5.6.3	Output Pads	360

5.6.4	Input Pads	361
5.6.5	Tristate and Bidirectional Pads	364
5.6.6	Miscellaneous Pads	365
5.6.7	ECL and Low Voltage Swing Pads	367
5.7	Low-power Design	368
5.8	Summary	370
5.9	Exercises	370
5.10	References	372

**PART 2**  
**SYSTEMS DESIGN AND DESIGN METHODS 379**

**6**  
**CMOS DESIGN METHODS 381**

6.1	Introduction	381
6.2	Design Strategies	382
6.2.1	Introduction	382
6.2.2	Structured Design Strategies	383
6.2.3	Hierarchy	384
6.2.4	Regularity	387
6.2.5	Modularity	387
6.2.6	Locality	389
6.2.7	Summary	391
6.3	CMOS Chip Design Options	391
6.3.1	Programmable Logic	391
6.3.2	Programmable Logic Structures	392
6.3.3	Programmable Interconnect	395
6.3.4	Reprogrammable Gate Arrays	400
	6.3.4.1 The XILINX Programmable Gate Array	400
	6.3.4.2 Algotronix	403
	6.3.4.3 Concurrent Logic	406
6.3.5	Sea-of-Gate and Gate Array Design	407
6.3.6	Standard-cell Design	413
	6.3.6.1 A Typical Standard-cell Library	414
6.3.7	Full-custom Mask Design	417
6.3.8	Symbolic Layout	417
	6.3.8.1 Coarse-grid Symbolic Layout	417
	6.3.8.2 Gate-matrix Layout	418
	6.3.8.3 Sticks Layout and Compaction	420
	6.3.8.4 Virtual-grid Symbolic Layout	421
6.3.9	Process Migration—Retargeting Designs	423

6.4	Design Methods	424
6.4.1	Behavioral Synthesis	424
6.4.2	RTL Synthesis	425
6.4.3	Logic Optimization	427
6.4.4	Structural-to-Layout Synthesis	431
	6.4.4.1 Placement	431
	6.4.4.2 Routing	431
	6.4.4.3 An Automatic Placement Example	432
	6.4.5 Layout Synthesis	434
6.5	Design-capture Tools	437
6.5.1	HDL Design	437
6.5.2	Schematic Design	438
6.5.3	Layout Design	438
6.5.4	Floorplanning	438
6.5.5	Chip Composition	439
6.6	Design Verification Tools	440
6.6.1	Simulation	441
	6.6.1.1 Circuit-level Simulation	441
	6.6.1.2 Timing Simulation	442
	6.6.1.3 Logic-level Simulation	443
	6.6.1.4 Switch-level Simulation	444
	6.6.1.5 Mixed-mode Simulators	444
	6.6.1.6 Summary	445
6.6.2	Timing Verifiers	445
6.6.3	Network Isomorphism	446
6.6.4	Netlist comparison	447
6.6.5	Layout Extraction	448
6.6.6	Back-Annotation	448
6.6.7	Design-rule Verification	448
6.6.8	Pattern Generation	448
6.7	Design Economics	449
6.7.1	Nonrecurring Engineering Costs (NREs)	450
	6.7.1.1 Engineering Costs	450
	6.7.1.2 Prototype Manufacturing Costs	451
6.7.2	Recurring Costs	452
6.7.3	Fixed Costs	452
6.7.4	Schedule	453
6.7.5	Personpower	454
6.7.6	An Example—Gate-array Productivity	454
6.8	Data Sheets	456
6.8.1	The Summary	456
6.8.2	Pinout	456
6.8.3	Description of Operation	457
6.8.4	DC Specifications	457

6.8.5	AC Specifications	457
6.8.6	Package Diagram	458
6.9	Summary	458
6.10	Exercises	458
6.11	References	459

## 7

<b>CMOS TESTING</b>		<b>465</b>
7.1	The Need for Testing	465
7.1.1	Functionality Tests	466
7.1.2	Manufacturing Tests	468
7.1.3	A Walk Through the Test Process	456
7.2	Manufacturing Test Principles	471
7.2.1	Fault models	472
7.2.1.1	Stuck-At Faults	472
7.2.1.2	Short-Circuit and Open-Circuit Faults	473
7.2.2	Observability	474
7.2.3	Controllability	475
7.2.4	Fault Coverage	475
7.2.5	Automatic Test Pattern Generation (ATPG)	476
7.2.6	Fault Grading and Fault Simulation	481
7.2.7	Delay Fault Testing	482
7.2.8	Statistical Fault Analysis	483
7.2.9	Fault Sampling	484
7.3	Design Strategies for Test	485
7.3.1	Design for Testability	485
7.3.2	Ad-Hoc Testing	485
7.3.3	Scan-Based Test Techniques	489
7.3.3.1	Level Sensitive Scan Design (LSSD)	489
7.3.3.1	Serial Scan	490
7.3.3.2	Partial Serial Scan	493
7.3.3.3	Parallel Scan	493
7.3.4	Self-Test Techniques	495
7.3.4.1	Signature Analysis and BILBO	495
7.3.4.2	Memory Self-Test	497
7.3.4.3	Iterative Logic Array Testing	498
7.3.5	IDDQ Testing	498
7.4	Chip-Level Test Techniques	498
7.4.1	Regular Logic Arrays	499
7.4.2	Memories	500
7.4.3	Random logic	500
7.5	System-Level Test Techniques	500
7.5.1	Boundary Scan	500

	7.5.1.1	Introduction	500
	7.5.1.2	The Test Access Port (TAP)	501
	7.5.1.3	The Test Architecture	502
	7.5.1.4	The Tap Controller	502
	7.5.1.5	The Instruction Register (IR)	503
	7.5.1.6	Test-Data Registers (DRs)	504
	7.5.1.7	Boundary Scan Registers	504
	7.5.3	Summary	506
7.6		Layout Design for Improved Testability	506
7.7		Summary	508
7.8		Exercises	508
7.9		References	508

## 8

		<b>CMOS SUBSYSTEM DESIGN</b>	<b>513</b>
8.1		Introduction	513
8.2		Datpath Operations	513
	8.2.1	Addition/Subtraction	515
		8.2.1.1 Single-Bit Adders	515
		8.2.1.2 Bit-Parallel Adder	517
		8.2.1.3 Bit Serial Adders, Carry-save Addition, and Pipelining	520
		8.2.1.4 Transmission-Gate Adder	524
		8.2.1.5 Carry-Lookahead Adders	526
		8.2.1.6 Carry-Select Adder	532
		8.2.1.7 Conditional-Sum Adder	532
		8.2.1.8 Very Wide Adders	534
		8.2.1.9 Summary	536
	8.2.2	Parity Generators	537
	8.2.3	Comparators	537
	8.2.4	Zero/One Detectors	537
	8.2.5	Binary Counters	539
		8.2.5.1 Asynchronous Counters	539
		8.2.5.2 Synchronous Counters	539
	8.2.6	Boolean Operations—ALUs	541
	8.2.7	Multiplication	542
		8.2.7.1 Array Multiplication	545
		8.2.7.2 Radix-n Multiplication	547
		8.2.7.3 Wallace Tree Multiplication	554
		8.2.7.4 Serial Multiplication	557
	8.2.8	Shifters	560
8.3		Memory Elements	563
	8.3.1	Read/Write Memory	564

	8.3.1.1	RAM	564
	8.3.1.2	Register Files	580
	8.3.1.3	FIFOs, LIFOs, SIPOs	582
	8.3.1.4	Serial-Access Memory	583
	8.3.2	Read Only Memory	585
	8.3.3	Content-Addressable Memory	589
8.4		Control	590
	8.4.1	Finite-State Machines	591
	8.4.1.1	FSM Design Procedure	591
	8.4.2	Control Logic Implementation	595
	8.4.2.1	PLA Control Implementation	595
	8.4.2.2	ROM Control Implementation	602
	8.4.2.3	Multilevel Logic	604
	8.4.2.4	An Example of Control- Logic Implementation	604
8.5		Summary	620
8.6		Exercises	621
8.7		References	622

## **PART 3**

### **CMOS SYSTEM CASE STUDIES 625**

## **9**

### **CMOS SYSTEM DESIGN EXAMPLES 627**

9.1		Introduction	627
9.2		A Core RISC Microcontroller	628
	9.2.1	Instruction Set	629
	9.2.1.1	Address Architecture	629
	9.2.1.2	ALU Class Instructions	631
	9.2.1.3	Control Transfer Instructions	633
	9.2.2	Pipeline Architecture	634
	9.2.2.1	Bypassing, Result Forwarding, or Pass-around	637
	9.2.2.2	Conditional Branching	638
	9.2.2.3	Subroutine Call and Return	639
	9.2.2.4	I/O Architecture	639
	9.2.3	Major Logic Blocks	640
	9.2.3.1	ALU_DP	640
	9.2.3.2	Register File	651
	9.2.3.3	PC Datapath (PC_DP)	654
	9.2.3.4	Instruction Memory	656

	9.2.3.5	Instruction Pipe	656
	9.2.3.6	Control Logic	658
	9.2.4	Layout	663
	9.2.4.1	Datapath Floorplans	666
	9.2.5	Functional Verification and Testing	669
9.3		A TV Echo Canceller	672
	9.3.1	Ghost Cancellation	672
	9.3.2	FIR and IIR filters	674
	9.3.3	System Architecture	676
	9.3.4	Chip Architecture	677
	9.3.4.1	Filter Considerations	677
	9.3.4.2	Chip Overview	678
	9.3.5	Submodules	680
	9.3.5.1	Filter Taps	680
	9.3.5.2	Delay Lines	685
	9.3.5.3	Phase-locked Loop- and Clock-generation	685
	9.3.5.4	Peripheral Processing	689
	9.3.6	Power Distribution	689
	9.3.7	Chip Floorplan	690
	9.3.8	Testing and Verification	692
	9.3.9	Summary	694
9.4		A 6-bit Flash A/D	694
	9.4.1	Introduction	694
	9.4.2	Basic Architecture	695
	9.4.3	Resistor String	696
	9.4.4	The Comparator	696
	9.4.5	Thermometer Code Logic	698
	9.4.6	Floorplan and Layout	698
	9.4.7	Summary	701
9.5		Summary	701
9.6		Exercises	701
9.7		References	702
		INDEX	703

# INTRODUCTION TO CMOS TECHNOLOGY

## PART 1

This part introduces the system designer to CMOS technology. Chapter 1 gives a brief overview of CMOS logic design and design representations. Chapter 2 deals with the theory of operation of MOS transistors, CMOS inverters, and BiCMOS inverters. Chapter 3 summarizes current CMOS processing technologies and introduces typical geometric design rules. Chapter 4 introduces techniques to estimate the performance (speed, power) of CMOS circuits. Chapter 5 covers in some depth the various alternatives available to the CMOS circuit designer. It also covers the important subjects of clocking and I/O design.

filed a patent on June 18th, 1963, (U.S. Patent 3,356,858), granted on December 5th, 1967,<sup>2</sup> that covered the CMOS concept and three circuits, the inverter, NOR gate, and NAND gate implemented as MOS devices. Wanlass had to build his own nMOS transistors because only pMOS devices were available. The initial circuits were developed using discrete MOS transistors and demonstrated what was for many years the hallmark of CMOS—low power dissipation. The first inverter dissipated nanowatts of power compared with milliwatts for pMOS or the then popular bipolar gates. The low-power attribute led CMOS to be initially used for very low power applications, such as watches. Since the processing technology required in the fabrication of CMOS circuits was more complex and the required silicon area was significantly larger than that for single polarity transistors, CMOS was applied sparingly to general system designs. As nMOS production processes became more complicated, the additional complexity of the basic CMOS process decreased in importance. Additionally, as the technology improved to support very large chip sizes, system designers were faced with power consumption problems. For this, and for other reasons that will become evident during the course of this book, CMOS technology has increased in level of importance to the point where it now clearly holds center stage as the dominant VLSI technology.

The purpose of this book is to provide designers of hardware or software systems with an understanding of CMOS technology, circuit design, layout, and system design sufficient to feel confident with the technology. The text deals with the technology from a digital systems level down to the layout level of detail, thereby providing a view of the technology for both the system level ASIC designer and the full custom designer.

## 1.2 Book Summary

---

This book is divided into three main sections. Chapters 1–5 provide a circuit view of the CMOS IC design. In the first chapter, a simplified view of CMOS technology will be taken and some basic forms of logic and memory will be introduced. The aim is to provide an unencumbered picture of the technology without delving into unnecessary detail. A small chip project is used to illustrate the steps in modern CMOS design. Chapter 2 deals at greater depth with the operation of the MOS transistor and the DC operation of the CMOS inverter and a few other basic circuits of interest. It also introduces the junction diode and bipolar transistor. A summary of CMOS processing technology is presented in Chapter 3. The basic processes in current use are described along with some interesting process enhancements. Some representative geometric design rules are also presented in this chapter. Chapter 4

treats the important subject of performance estimation and characterization of circuit operation. This covers circuit speed and power dissipation. A section summarizing some first-order scaling effects is also included. A summary of basic CMOS circuit forms is provided in Chapter 5. Various clocking schemes are discussed, with emphasis on good engineering practice.

The second section of this book comprises Chapters 6–8. These chapters present a *subsystem* view of CMOS design. Chapter 6 focuses on a range of current design methods, identifying where appropriate the issues peculiar to CMOS. Testing and test techniques are discussed in Chapter 7. Chapter 8 is a rather hefty chapter on subsystem design, using for illustration the circuits discussed in Chapter 5. A discussion of a variety of datapath operators opens the chapter. RAMs, ROMs, and the implementation of control logic are then covered.

The book's final section is contained in Chapter 9. It consists of several examples of CMOS VLSI designs that combine many of the design approaches covered in the preceding chapters, and demonstrate some of the practical tradeoffs in the design of actual chips.


The remainder of the current chapter provides a basic introduction to CMOS switches, logic gates, memory elements, and the various abstractions that are used to design integrated systems.

## 1.3 MOS Transistors

---

Silicon, a semiconductor, forms the basic starting material for a large class of integrated circuits. An MOS (Metal-Oxide-Silicon) structure is created by superimposing several layers of conducting, insulating, and transistor-forming materials to create a sandwich-like structure. These structures are created by a series of chemical processing steps involving oxidation of the silicon, diffusion of impurities into the silicon to give it certain conduction characteristics, and deposition and etching of aluminum on the silicon to provide interconnection in the same way that a printed wiring board is constructed. This construction process is carried out on a single crystal of silicon, which is available in the form of thin, flat circular wafers around 15cm in diameter. CMOS technology provides two types of transistors (also called *devices* in this text), an n-type transistor (nMOS) and a p-type transistor (pMOS). These are fabricated in silicon by using either *negatively* diffused (doped) silicon that is rich in electrons (negatively charged) or *positively* doped silicon that is rich in holes (the dual of electrons, and positively charged). After the fabrication steps, a typical MOS structure includes distinct layers called diffusion (silicon which has been doped),

polysilicon (polycrystalline silicon used for interconnect), and aluminum, separated by insulating layers. Typical physical structures for the two types of MOS transistors are shown in Fig. 1.1. For the n-transistor, the structure consists of a section of p-type silicon (called the substrate) separating two areas of n-type silicon. This structure is constructed by using a chemical process that changes selected areas in the positive substrate into negative regions rich in electrons. The area separating the n regions is capped with a sandwich consisting of silicon dioxide (an insulator) and a conducting electrode (usually polycrystalline silicon-poly) called the *gate*. Similarly, for the p-transistor the structure consists of a section of n-type silicon separating two p-type areas. In common with the n-transistor, the p-transistor also has a gate electrode. For the purpose of introduction, we will assume that the transistors have two additional connections, designated the *source* and the *drain*, these being formed by the n (p in the case of a p-device)




**FIGURE 1.1** Physical structure of MOS transistors and their schematic icons

diffused regions. The gate is a control input—it affects the flow of electrical current between the source and the drain. In fact, the drain and source may be viewed as two switched terminals. They are physically equivalent; the name assignment depends on the direction of current flow. For now, we will regard them as interchangeable. The fourth terminal of an MOS transistor, the substrate will be ignored for this discussion.

## 1.4 MOS Transistor Switches

The gate controls the passage of current between the source and the drain. Simplifying this to the extreme allows the MOS transistors to be viewed as simple on/off switches. In the following discussion, we will assume that a '1' is a high voltage that is normally set to a value between 1.5 and 15 volts and called POWER (PWR) or  $V_{DD}$ . The symbol '0' will be assumed to be a low voltage that is normally set to zero volts and called GROUND (GND) or  $V_{SS}$ . The strength of the '1' and '0' signals can vary. The "strength" of a signal is measured by its ability to sink or source current. In general, the stronger a signal, the more current it can source or sink. By convention, current is sourced from POWER and GROUND sinks current. Where the terms *output* and *input* are used, an output will be a source of stronger '1's and '0's than an input. The power supplies ( $V_{DD}$  and  $V_{SS}$ ) are the source of the strongest '1's and '0's.

The nMOS switch (N-SWITCH) is shown in Fig. 1.2(a). The conventional schematic icon representation is shown along with that for the switch notation. The gate has been labeled with the signal  $s$ , the drain  $a$ , and the source  $b$ . In an N-SWITCH, the switch is closed or 'ON' if the drain and the



**FIGURE 1.2** nMOS and pMOS switch symbols and characteristics


source are connected. This occurs when there is a '1' on the gate. The switch is open or 'OFF' if the drain and source are disconnected. A '0' on the gate ensures this condition. These conditions are summarized in Fig. 1.2(b). An N-SWITCH is almost a perfect switch when a '0' is to be passed from an output to an input (say a to b in Fig. 1.2b). However the N-SWITCH is an imperfect switch when passing a '1.' In doing this, the '1' voltage level is reduced a little (this is explained in Section 2.5). These cases are shown in Fig. 1.2(c). The pMOS switch (P-SWITCH) is shown in Fig. 1.2(d). It has different properties from the N-SWITCH. The P-SWITCH is closed or 'ON' when there is a '0' on the gate. The switch is open or 'OFF' when there is a '1' on the gate. Figure 1.2(e) depicts these conditions. Notice that the pMOS and nMOS switches are ON and OFF for complementary values of the gate signal. We denote this difference for a P-SWITCH by including the inversion bubble in the schematic icon notation. A P-SWITCH is almost perfect for passing '1' signals but imperfect when passing '0' signals. This is illustrated in Fig 1.2(f).

The output logic levels of an N-SWITCH or a P-SWITCH are summarized in Table 1.1.

By combining an N-SWITCH and a P-SWITCH in parallel (Fig. 1.3a), we obtain a switch in which '0's and '1's are passed in an acceptable fashion (Fig. 1.3b). We term this a complementary switch, or C-SWITCH. In a circuit where only a '0' or a '1' has to be passed, the appropriate subswitch (n or p) may be deleted, reverting to a P-SWITCH or an N-SWITCH. Note that a double-rail logic is implied for the complementary switch (the control input and its complement are routed to all switches where necessary. The control signal is applied to the n-transistor and the complement to the p-transistor). The complementary switch is also called a transmission gate or pass gate (complementary). Commonly used schematic icons for the transmission gate are shown in Fig. 1.3(c).

**TABLE 1.1 The Output Logic Levels of N-SWITCHES and P-SWITCHES**

LEVEL	SYMBOL	SWITCH CONDITION
Strong 1	<b>1</b>	P-SWITCH gate = 0, source = $V_{DD}$
Weak 1	1	N-SWITCH gate = 1, source = $V_{DD}$ or P-SWITCH connected to $V_{DD}$
Strong 0	<b>0</b>	N-SWITCH gate = 1, source = $V_{SS}$
Weak 0	0	P-SWITCH gate = 0, source = $V_{SS}$ or N-SWITCH connected to $V_{SS}$
High impedance	Z	N-SWITCH gate = 0 or P-SWITCH gate = 1



**FIGURE 1.3** A complementary CMOS switch

## 1.5 CMOS Logic

### 1.5.1 The Inverter

Table 1.2 outlines the truth table required to implement a logical inverter.

If we examine this table, we find that when there is a '0' on the input, there is a '1' at the output. This suggests a P-SWITCH connected from a '1' source ( $V_{DD}$ ) to the output, as shown in Fig 1.4(a). When there is a '1' on the input, a '0' has to be connected to the output. This suggests the addition of an N-SWITCH between the output and a '0' source ( $V_{SS}$ ). The completed circuit is shown in Fig 1.4(b). Note that as the lower switch only has to pass a '0' (the  $V_{SS}$  source of '0's is stronger than the output of the inverter), only an N-SWITCH is needed. By similar reasoning, the upper switch, which only has to pass a '1,' needs only a P-SWITCH. The transistor schematic and the schematic icon forms for this are shown in Fig 1.4(c). In general, a fully complementary CMOS gate always has an N-SWITCH (pull-down) array to connect the output to '0' ( $V_{SS}$ ) and a P-SWITCH (pull-up) array to connect the output to '1' ( $V_{DD}$ ).

When we join a P-SWITCH to an N-SWITCH to form a logic-gate output, both will attempt to exert a logic level at the output. For a structure consisting of a pull-down connected to '0' and a pull-up connected to '1' with

**TABLE 1.2 Inverter Truth Table**

INPUT	OUTPUT
0	1
1	0




FIGURE 1.4 A CMOS inverter

TABLE 1.3 Resolution of Gate Output Levels

PULL-DOWN OUTPUT	PULL-UP OUTPUT	COMBINED OUTPUT
0	Z	0
Z	1	1
Z	Z	Z
0	1	Crowbarred

independent control of the inputs, the possible levels at the output of the pull-up and pull-down are shown in Table 1.3.


From this table it may be seen that the output of a CMOS logic gate can be in four states. The **1** and **0** levels have been encountered with the inverter, where either the pull-up or pull-down are in a high-impedance state and the other structure is turned on. When both pull-up and pull-down are in a high-impedance state, the *Z*-output state results. This is of importance in multiplexers, storage elements, and bus drivers. The *crowbarred* level exists when both pull-up and pull-down are simultaneously turned on. This causes an “indeterminate” logic level, and also causes static power to be dissipated. It is usually an unwanted condition in any CMOS digital circuit.

### 1.5.2 Combinational Logic

If two N-SWITCHES are placed in series, the composite switch constructed by this action is closed (or ON) if both switches are closed (or ON) (see Fig 1.5a). This yields an ‘AND’ function. The corresponding structure for P-SWITCHES is shown in Fig. 1.5(b). The composite switch is closed if both inputs are set to ‘0’.

When two N-SWITCHES are placed in parallel (Fig. 1.5c), the composite switch is closed if either switch is closed (if either input is a ‘1’). Thus an ‘OR’ function is created. The switch shown in Fig. 1.5(d) is composed of two P-SWITCHES placed in parallel. In contrast to the previous case, if either input is a ‘0’ the switch is closed.

By using combinations of these constructions, CMOS combinational gates may be constructed.



**FIGURE 1.5** Connection and behavior of series and parallel N-SWITCHES and P-SWITCHES

### 1.5.3 The NAND Gate

Figure 1.6 outlines the construction of a 2-input NAND gate using the constructions introduced in Fig. 1.5(a) and Fig. 1.5(d). The pull-down tree is a series pair of N-SWITCHES with one end connected to  $V_{SS}$  and the other end connected to the output. The output level of this structure, given the logic levels on the control inputs, is shown in Table 1.4.




FIGURE 1.6 A CMOS NAND gate

The pull-up tree is a parallel connection pair of P-SWITCHES with one end connected to  $V_{DD}$  and the other connected to the NAND gate output. The level of the output of the combined switch is shown in Table 1.5.

The combined state of the output depends on the combination of the pull-up states and the pull-down states. Table 1.6 shows the pull-down and pull-up logic levels combined into a truth table. The resulting logic level of each cell is determined by Table 1.3. It can be seen that the circuit shown in Fig. 1.6(a) implements a 2-input NAND gate.

TABLE 1.4 Nand Gate Pull-down Truth Table

SWITCH A CONTROL INPUT	SWITCH B CONTROL INPUT	OUTPUT
0	0	Z
0	1	Z
1	0	Z
1	1	0

**TABLE 1.5 Nand Gate Pull-up Truth Table**

SWITCH A CONTROL INPUT	SWITCH B CONTROL INPUT	OUTPUT
0	0	1
0	1	1
1	0	1
1	1	Z

**TABLE 1.6 2-input CMOS NAND Gate Truth Table**

OUTPUT	A INPUT		
	0	1	
B INPUT	0	1	Z
	1	Z	0

The circuit and logic schematics for the 2-input NAND gate are shown in Fig. 1.6(b) and Fig. 1.6(c). Note that larger input NAND gates are constructed by placing one N-SWITCH in series on the n side and one P-SWITCH in parallel for each additional input to the gate (Fig. 1.6d).

### 1.5.4 The NOR Gate

For the NOR gate we will start with the conventional Karnaugh map shown in Table 1.7.

Here the '0's and '1's have been grouped together. The '0' term (pull-down to '0') dictates an OR structure  $(A + B)$ . Grouping the '1's together results in a structure that requires  $\overline{A.B}$ . This is realized by the series p AND structure. The complemented signals are obtained automatically through the operation of the p-device. The p-structure is the logical dual of the

**TABLE 1.7 Karnaugh Map for 2-input NOR Gate**


OUTPUT	A INPUT	
	0	1
B INPUT	0	1
	1	0

**TABLE 1.8 2-input CMOS NOR Gate Truth Table**

OUTPUT	A INPUT	
	0	1
0	1(p)	Z(p)
B INPUT	Z(n)	0(n)
	1	0(n)

n-structure. This property is used in most complementary CMOS logic gates (but not necessarily in dynamic gates or static gates that dissipate static power). The truth table and switch levels are shown in Table 1.8. By inspection, one may see that this implements the NOR function.

The resulting 2-input NOR gate schematic is shown in Fig. 1.7(a). It is composed from sections introduced in Fig. 1.5(b) and Fig. 1.5(c), according



**FIGURE 1.7** A CMOS NOR gate


to the Karnaugh map in Table 1.7. Note that the N- and P-SWITCH combinations are the dual or complement of the combination for the NAND gate. In contrast to the NAND gate, extra inputs are accommodated in the NOR structure by adding N-SWITCHES in parallel and P-SWITCHES in series with the corresponding switch structures (Fig. 1.7d).

Some further points may be noted from this example. First, note that for all inputs there is always a path from '1' or '0' ( $V_{DD}$  or  $V_{SS}$  supplies) to the output and that the full supply voltages appear at the output. The latter feature leads to a *fully restored* logic family. This simplifies the circuit design considerably. In comparison with other forms of logic, where the pull-up and pull-down switch transistors have to be ratioed in some manner, the transistors in the CMOS gate do not have to be ratioed for the gate to function correctly. Second, there is never a path from the '1' to the '0' supplies for any combination of inputs (in contrast to single channel MOS, GaAs, or bipolar technologies). As we will learn in subsequent chapters, this is the basis for the low static power dissipation in CMOS.

### 1.5.5 Compound Gates

A compound gate is formed by using a combination of series- and parallel-switch structures. For example, the derivation of the switch connection diagram for the function  $F = ((A.B) + (C.D))$  is shown in Fig. 1.8. The decomposition of this function and generation of the diagram may be approached as follows. For the n-side, take the uninverted expression  $((A.B) + (C.D))$ . The AND expressions  $(A.B)$  and  $(C.D)$  may be implemented by series connections of switches, as shown in Fig. 1.8(a). Now, taking these as subswitches and ORing the result requires the parallel connection of these two structures. This is shown in Fig. 1.8(b). For the p-side we invert the expression used for the n-expansion, yielding  $((A + B) . (C + D))$ . This suggests two OR structures, which are subsequently connected in series. This progression is evident in Fig. 1.8(c) and Fig. 1.8(d). The final step requires connecting one end of the p-structure to '1' ( $V_{DD}$ ) and the other to the output. One side of the n-structure is connected to '0' ( $V_{SS}$ ) and the other to the output in common with the p-structure. This yields the final connection diagram (Fig. 1.8e). The schematic icon is shown in Fig. 1.8(f), which shows that this gate may be used in a 2-input multiplexer. If  $C = \bar{B}$ , then  $F = \bar{A}$  if  $B$  is true, while  $F = \bar{D}$  if  $B$  is false.


The Karnaugh map for a second function  $F = \overline{((A + B + C) . D)}$  is shown in Fig. 1.9(a). The subfunction  $(A + B + C)$  is implemented as three parallel N-SWITCHES. This structure is then placed in series with an N-SWITCH with  $D$  on the input. The p-function is  $(\bar{D} + \bar{A} . \bar{B} . \bar{C})$  (Fig. 1.9b). This requires three P-SWITCHES in series connected in turn in parallel with a P-SWITCH with  $D$  on the input. The completed gate is shown in Fig. 1.9(c). In general, CMOS gates may be implemented by analyzing the relevant




**FIGURE 1.8** CMOS compound gate for function  $F = ((A.B) + (C.D))$

Karnaugh map for both n- and p-logic structures and subsequently generating the required series and parallel combinations of transistors.

Often the function required might require the output of the gate to be inverted or one or more of the inputs to be inverted. For instance, if you required a 4-input AND gate, you could implement this with a 4-input NAND



**FIGURE 1.9** CMOS compound gate for function  $F = ((A + B + C). D)$



**FIGURE 1.10** Various implementations of a CMOS 4-input AND gate

gate and an inverter, or by DeMorgan's theorem, one 4-input NOR gate and four input inverters. Figure 1.10 shows these options. Obviously, in isolation, the former is the most compact implementation. In a larger logic system one may optimize the gates depending on the speed and density required.

### Exercises

1. Design CMOS logic gates for the following functions:

- a.  $Z = \overline{A.B.C.D}$
- b.  $Z = \overline{A + B + C + D}$
- c.  $Z = \overline{((A.B.C) + D)}$
- d.  $Z = \overline{(((A.B) + C).D)}$
- e.  $Z = \overline{(A.B) + C.(A + B)}$

2. Use a combination of CMOS gates to generate the following functions:

- a.  $Z = A$  (buffer)
- b.  $Z = A.\bar{B} + \bar{A}.B$  (XOR)
- c.  $Z = A.B + \bar{A}.\bar{B}$  (XNOR)
- d.  $Z = A.\bar{B}.\bar{C} + \bar{A}.\bar{B}.C + \bar{A}.\bar{C}.B + A.B.C$

(SUM function in binary adder)

3. Design the following logic functions:

- a. A 2:4 decoder defined by
 
$$Z_0 = \overline{A_0} . \overline{A_1}$$

$$Z_1 = \overline{A_0} . A_1$$

$$Z_2 = A_0 . \overline{A_1}$$

$$Z_3 = A_0 . A_1$$
- b. A 3:2 priority encoder defined by
 
$$Z_0 = \overline{A_0} . (A_1 + A_2)$$

$$Z_1 = \overline{A_0} . A_1$$

### 1.5.6 Multiplexers

Complementary switches may be used to select between a number of inputs, thus forming a multiplexer function. Figure 1.11(a) shows a connection dia-




FIGURE 1.11 A 2-input CMOS multiplexer

TABLE 1.9 2-input Multiplexer Karnaugh Map

OUTPUT		S( $\bar{S}$ ) INPUTS	
		0(1)	1(0)
AB INPUTS	00	0	0
	01	1	0
	11	1	1
	10	0	1

gram for a 2-input multiplexer. As the switches have to pass ‘0’s and ‘1’s equally well, complementary switches with n- and p-transistors are used. The Karnaugh map for the structure in Fig. 1.11(a) is shown in Table 1.9. It can be seen that this implements the function

$$\text{Output} = A \cdot S + B \cdot \bar{S}$$

The multiplexer connection in terms of this symbol and transistor symbols is shown in Fig. 1.11(c).

Multiplexers are key components in CMOS memory elements and data manipulation structures.

**Exercises**

1. Design a 2-input multiplexer (defined by Table 1.9) that uses CMOS logic gates in place of CMOS switches.

## 2. Design a 4:1 multiplexer


- a. using a combination of CMOS switches and logic gates.
- b. using only CMOS logic gates.

Assess the efficiency of each implementation by counting the total number of switches used in each implementation. Which is more efficient? Why?


### 1.5.7 Memory—Latches and Registers

We have now constructed enough CMOS structures to enable a memory element to be constructed. A structure called a *D* latch using one 2-input multiplexer and two inverters is shown in Fig. 1.12(a). It consists of a data input, *D*, a clock input, *CLK*, and outputs *Q* and  $\bar{Q}$ . When *CLK* = '1', *Q* is set to *D* and  $\bar{Q}$  is set to  $\bar{D}$  (the logical NOT of *D*) (Fig. 1.12b). (Note: A number of ways are used to indicate the logical NOT (or inverse) of a signal. The form  $\bar{D}$  is often used in texts. However, CAD systems due to the use of an ASCII character set commonly use  $\bar{D}$ , *DN* or *D.L.*) When *CLK* is switched to '0', a feedback path around the inverter pair is established (Fig. 1.12c). This causes the current state of *Q* to be stored. While *CLK* = '0' the input *D* is ignored. This is known as a *level-sensitive latch*. That is, the state of the output is dependent on the level of the clock signal. The latch shown is a positive level-sensitive latch. By reversing the control connections to the multiplexer, a negative level-sensitive latch may be constructed.

By combining two level-sensitive latches, one positive sensitive and one negative sensitive, one may construct an *edge-triggered register* as shown in



**FIGURE 1.12** A CMOS positive-level-sensitive D latch



**FIGURE 1.13** A CMOS positive edge-triggered D register

Fig. 1.13(a). By convention, the first latch-stage is called the master and the second is called the slave.

While  $CLK$  is low, the master negative level-sensitive latch output ( $-QM$ ) follows the  $D$  input while the slave positive latch holds the previous value (Fig. 1.13b). When the clock transitions from 0 to 1, the master latch ceases to sample the input and stores the  $D$  value at the time of the clock transition. The slave latch opens, passing the stored master value ( $-QM$ ) to the output of the slave latch ( $Q$ ). The  $D$  input is prevented from affecting the output because the master is disconnected from the  $D$  input (Fig. 1.13c). When the clock transitions from 1 to 0, the slave latch locks in the master latch output and the master starts sampling the input again.

Thus this device is a positive edge-triggered register (also called a  $D$  register or  $D$  flip-flop) because it samples the input at an edge of the clock. By reversing the latch polarities, a negative edge-triggered register may be constructed.

Apart from RAM and ROM, these structures form the basis of most CMOS storage elements.

### Exercises

1. Design a positive level-sensitive  $D$  latch in which the  $Q$  output, by a signal  $RESET$ , may be reset to '0' independently of the state of the  $CLK$  signal (i.e.,  $RESET=1 \rightarrow Q=0$ ). This is the basis for an asynchronously resettable latch (asynchronous because it resets independent of the state of the clock).
2. Design a positive edge-triggered  $D$  register that can be asynchronously set (i.e.,  $SET=1 \rightarrow Q=1$  irrespective of the  $CLK$  state).
3. Design a positive edge-triggered  $D$  register in which the  $Q$  output may be reset, synchronous with the clock input.


## 1.6 Circuit and System Representations

In the previous section we developed the basic functions required in any digital system. Any complex digital system may be eventually broken down into component gates and memory elements by successively subdividing the system in a hierarchical manner. This subdivision may be done manually or may be mechanized. Highly automated techniques now exist for taking very high level descriptions of system behavior and converting the descriptions into a form that eventually may be used to specify how a chip is manufactured. To do this, a specific set of abstractions have been developed to describe integrated electronic systems. These are well captured by the diagram shown in Fig. 1.14.<sup>3</sup> In this figure three distinct design domains are represented by three radial lines. These domains are the

- behavioral,
- structural, and
- physical domains.

The behavioral domain specifies what a particular system does. The structural domain specifies how entities are connected together to effect the prescribed behavior. Finally, the physical domain specifies how to actually build a structure that has the required connectivity to implement the prescribed behavior.

Each design domain may be specified at a variety of levels of abstraction. Concentric circles around the center indicate the various levels of



**FIGURE 1.14** Digital design domains and levels of abstraction

abstraction that are common in electronic design. From highest to lowest they might include

- architectural,
- algorithmic,
- module or functional block,
- logical,
- switch, and
- circuit levels.

Generally, a design is expressed in terms of the three design domains, while the levels of abstraction that are used vary depending on design style and circuit complexity.

### 1.6.1 Behavioral Representation

A behavioral representation describes how a particular design should respond to a given set of inputs. Behavior may be specified by Boolean equations, tables of input and output values, or algorithms written in standard high level computer languages or special Hardware Description Languages (HDLs). The latter include VHDL,<sup>4</sup> Verilog®,<sup>5</sup> and ELLA.<sup>6</sup>

Within the behavioral domain there are many levels of abstraction. As one descends through these levels, more information about a particular implementa-

tion is evident. For instance, one might start with an algorithm describing a system and progress to a description of the specific hardware registers and the communication between them that is required to implement the original algorithm. At lower levels of abstraction the Boolean equations to implement the algorithm would be specified. The aim of most modern design systems is to convert a specification at as high a level as possible into a system design in minimum time and with maximum likelihood that the system will perform as desired.

Because addition is so pervasive in digital processing, we will use this as an example throughout this section. Imagine an algorithm with the following code segment (this is the heart of the Bresenham algorithm<sup>7</sup> that is the basis for line drawing in most raster scan displays):

```
if (d < 0) d = d+a;
else d = d+b;
```

It is clear that an adder of some precision is required for both the additions and the evaluation of the conditional. The precision of the adder would normally be the precision of the machine on which the code is implemented (unless you are running Lisp, in which case you get numbers of virtually infinite precision). A  $n$ -bit adder is constructed by cascading  $n$  1-bit adders. A 1-bit adder has two operand inputs,  $A$  and  $B$ ; a carry input,  $C$ ; a carry output,  $CO$ ; and a sum output,  $S$ . The truth table for an adder is shown in Table 1.10.

The Boolean equations that implement this function are as follows:

$$S = A \cdot \bar{B} \cdot \bar{C} + \bar{A} \cdot \bar{B} \cdot C + \bar{A} \cdot \bar{C} \cdot B + A \cdot B \cdot C$$

$$CO = A \cdot B + A \cdot C + B \cdot C$$

Implemented in the Verilog® language, at the algorithm level the description for the carry function ( $CO$ ) might look like this:

```
module carry (co, a, b, c) ;
    output co;
    input a,b,c;
    assign
        co = (a&b)|(a&c)|(b&c);
endmodule
```

**TABLE 1.10 Truth Table for 1-bit Binary Adder**

$A$	$B$	$C$	$CO$	$S$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

As a primitive, the Boolean behavioral specification for the carry gate might look like this:

```
primitive carry (co, a, b, c) ;
  output co;
  input a,b,c;
  table
    // a b c   co
    1 1 ? : 1 ;
    1 ? 1 : 1 ;
    ? 1 1 : 1 ;
    ? 0 0 : 0 ;
    0 ? 0 : 0 ;
    0 0 ? : 0 ;
  endtable
endprimitive
```

In this description a primitive `carry` is defined with a behavior defined by a table. The first line of the table, `1 1 ? : 1 ;`, defines that if  $a = 1$  and  $b = 1$  and  $c = 1, 0$  or  $X$  (? means "Don't Care"), the output  $co = 1$ . Both of these descriptions are technology independent behavioral specifications at the logical level. No notion of how to implement the function is implied, nor is any speed performance implied.

The speed of a gate is part of the timing behavior of a gate, so it is often necessary to have a means of specifying the rise and fall times of a gate. For the example given above, the functional specification would be augmented with timing information as shown below:

```
module carry (co, a, b, c);
  output co;
  input a,b,c;
  wire #10 co = (a&b)|(a&c)|(b&c);
endmodule
```

This specifies that the `co` signal changes 10 time units after  $a$  or  $b$  or  $c$  change. More detailed timing may be specified when necessary.

While standard computer languages such as C, Pascal, FORTRAN, and Lisp tend to be much more supported in software development terms, HDLs support specific hardware concepts such as concurrency, time, word size, and bit vectors in a convenient manner. Modern HDLs tend to be increasingly favored for describing VLSI system designs.

## 1.6.2 Structural Representation

A structural specification specifies how components are interconnected to perform a certain function (or achieve a designated behavior). In general, this description is a list of modules and their interconnections. Whereas in

the behavioral domain one could move through a hierarchy of algorithm, register-level transfer, and Boolean equation, at the structural level the levels of abstraction include the module level, the gate level, the switch level, and the circuit level. In each successive level more detail is revealed about the implementation.

In the case of the adder required by the behavioral specification, the cascading of 1-bit adders to form a 4-bit adder needs to be specified. In the Verilog® HDL at the module or functional block level, this further level of detail might be specified for a 4-bit adder as follows:<sup>8</sup>

```

module add4 (s,c4,ci,a,b) ;
  input [3:0]a,b;
  input ci;
  output [3:0]s;
  output c4;
  wire [2:0] co;
  add a0 (co[0],s[0],a[0],b[0],ci);
  add a1 (co[1],s[1],a[1],b[1],co[0]);
  add a2 (co[2],s[2],a[2],b[2],co[1]);
  add a3 (c4,s[3],a[3],b[3],co[2]);
endmodule

```

The first line declares a module called add4. The inputs and outputs are defined in the next four lines. The inputs comprise a carry input, ci and two 4-bit input operands a and b. The outputs are a carry out, c4; and a 4-bit sum, s. A 3-bit internal signal co, is then specified. Following this, four calls to a module called add are made. The add module is specified as follows:

```

module add (co,s,a,b,c) ;
  input a,b,c;
  output s,co;
  sum s1 (s,a,b,c);
  carry c1 (co,a,b,c);
endmodule

```

This specifies that a 1-bit adder (add) is comprised of two modules, a module to compute the sum and a module to compute the carry. In the case of the carry gate the module may be specified at the logic level as follows:

```

module carry (co,a,b,c) ;
  input a,b,c;
  output co;
  wire x,y,z;
  and g1 (x,a,b);
  and g2 (y,a,c);
  and g3 (z,b,c);
  or g4 (co,x,y,z);
endmodule

```

This is a technology-independent structural description, because generic gates have been used and the actual gate implementations have not been specified. In terms of CMOS switches the carry gate might be implemented as follows (Note: In this implementation the pull-up tree is not the exact complement of the pull-down tree. Prove that the pull-up structure shown performs the same function as that constructed by complementing the pull-down tree. This form is used as it reduces the physical layout size.):

```

module carry (co,a,b,c) ;
  input a,b,c;
  output co;
  wire i1,i2,i3,i4,cn;
      nmos n1 (i1,vss,a);
      nmos n2 (i1,vss,b);
      nmos n3 (cn,i1,c);
      nmos n4 (i2,vss,b);
      nmos n5 (cn,i2,a);
      pmos p1 (i3,vdd,b);
      pmos p2 (cn,i3,a);
      pmos p3 (cn,i4,c);
      pmos p4 (i4,vdd,b);
      pmos p5 (i4,vdd,a);
      pmos p6 (co,vdd,cn);
      nmos n6 (co,vss,cn);
endmodule

```


Following the input declaration is a list of transistors with their type and connections in the form given below:

Transistor-type	Name	Output (drain)	Data (source)	Control (gate)
<b>nmos</b>	n1	i1	vss	a


Thus the first statement describes an n-transistor, n1, with drain = i1, gate = a, source = vss.

A graphical view of the adder hierarchy is shown in Fig. 1.15(a) along with the icons that might be used to represent each level of the hierarchy. The carry gate schematic is shown in Fig. 1.15(b) for both logic and switch implementations. Compared with the behavioral description, the structural description for the carry gate details the internal nodes and connections between the primitive gates or switch elements required to actually implement the gate. In the higher level descriptions these connections are irrelevant. In essence, as we ascend the hierarchy a kind of “information hiding” takes place.

However, with the description generated so far, we still do not have the information required to assess the timing behavior of the gate. We need to specify the size of the transistors and the stray capacitance. Because the Verilog® language was designed as a switch-level and gate-level language, it is



(a)



(b)

**FIGURE 1.15** Structural decomposition of a CMOS adder

not that suitable for structural descriptions at this level of detail. At this point we turn to another common structural language used by the circuit simulator SPICE.<sup>9,10</sup> The specification of the CARRY subcircuit at the circuit level might be represented as follows:

```
.SUBCKT CARRY VDD VSS A B C CO
MN1 I1 A VSS VSS NFET W=8U L=1U AD=8P AS=8P
MN2 I1 B VSS VSS NFET W=8U L=1U AD=8P AS=8P
MN3 CN C I1 VSS VSS NFET W=8U L=1U AD=8P AS=8P
MN4 I2 B VSS VSS NFET W=8U L=1U AD=8P AS=8P
MN5 CN A I2 VSS VSS NFET W=8U L=1U AD=8P AS=8P
MP1 I3 B VDD VDD PFET W=8U L=1U AD=8P AS=8P
MP2 CN A I3 VDD VDD PFET W=8U L=1U AD=8P AS=8P
MP3 CN C I4 VDD VDD PFET W=8U L=1U AD=8P AS=8P
MP4 I4 B VDD VDD PFET W=8U L=1U AD=8P AS=8P
MP5 I4 A VDD VDD PFET W=8U L=1U AD=8P AS=8P
```

```

MP6 CO CN VDD VDD PFET W=16U L=1U AD=16P AS=16P
MN6 CO CN VSS VSS NFET W=16U L=1U AD=16P AS=16P
C1 I1 VSS 50fF
C2 I2 VSS 50fF
C3 I3 VSS 50fF
C4 I4 VSS 50fF
CA A VSS 100fF
CB B VSS 100fF
CC C VSS 100fF
CCO CO VSS 150fF
.ENDS

```

Transistors are specified by lines beginning with an M as follows:

```

Mname drain gate source substrate type W=width L=length
AD=drain area AS=source area

```

The substrate connection is new. Although MOS switches have been masquerading as three terminal devices till this point, they are in fact four terminal devices; a technical detail that is taken care of with correct layout procedures. This will be discussed further in Chapter 2. The type specifies whether the transistor is a p-device or n-device. The width, length, and area parameters specify physical dimensions of the actual transistors.

Capacitors are specified by lines beginning with C as follows:

```

Cname node-1 node-2 value

```

In this description the internal MOS model in SPICE calculates the parasitic capacitances inherent in the MOS transistor using the device dimensions specified. The extra capacitance statements in the above description designate additional routing capacitance not inherent to the device structure. At the circuit level of structural specification, all connections are specified that are necessary to fully characterize the carry gate in terms of speed, power, and connectivity. In some design systems, SPICE simulations are run with the structural detail shown above. Rise and fall times are measured, and these might be communicated back to the Verilog® logic level in the form of delays. More advanced design systems use a single structural description in which all structural and behavioral information is merged with the use of well-defined data structures.

### 1.6.3 Physical Representation

The physical specification for a circuit is used to define how a particular part has to be constructed to yield a specific structure and hence behavior. In an IC process, the lowest level of physical specification is the photo-mask information required by the various processing steps in the fabrication process (see Chapter 3).

Similar to the behavioral and structural domains, various levels of abstraction may be defined for the physical representation of a chip. At the module level, the physical layout for the 4-bit adder may be defined by a rectangle or polygon that specifies the outer boundary of all the geometry for the adder, a set of calls to submodules, and a collection of ports. Each port corresponds to an I/O connection in the structural description of the adder. The position, layer, name, and width are specified for each port. For instance, the following is a partial representation of the physical description of the 4-bit adder in an imaginary physical description language.

```

module add4;
    input a[3:0],b[3:0];
    input ci;
    output s[3:0];
    output c4;
    boundary [0,0,100,400];
    port a[0] aluminum width=1 origin=[0,25];
    port b[0] aluminum width=1 origin=[0,75];
    port ci polysilicon width=1 origin=[50,0];
    port s[0] aluminum width=1 origin=[100,50];

    add a0 origin = [0,0];
    add a1 origin = [0,100];


endmodule

```

Here the ports are denoted by the keyword `port`. Calls to a submodule `add` (a 1-bit adder) are shown. At the lowest level, the physical description makes calls to transistors, wires, and contacts. These in turn specify sized rectangles on the various layers used by the CMOS process. At this stage, we will not dwell on these details but leave discussion of them for Chapter 3. At this time we can think of the physical representation of a CMOS gate as a boundary rectangle with ports. Each port has a position, connection layer, width, and name. This information might be used by an automatic routing program to interconnect this module with others in a design. This level of physical information may be represented symbolically, as shown in Fig. 1.16, for the `add4` and `add` modules. The `add` module is constructed in a way that allows the interconnection of the carry signal between adder bits via vertical abutment. The inputs enter on the left, and the sum outputs are available on the right.

### Exercises

1. Develop a behavioral model for the sum gate of the adder.
2. Design a set of CMOS gates to implement the sum function.



**FIGURE 1.16** An abstract view of the physical representation of a CMOS adder

3. Complete the gate-level and switch-level hierarchy for the sum gate in Verilog® or another HDL with which you are familiar.
4. Derive a circuit level model in SPICE or other circuit level HDL to describe the sum gates.

## 1.7 An Example

CMOS VLSI design today can be highly automated and will become more automated in the future. While very high performance, low power, or low manufacture price generally mean that the CMOS designer has to get close to the technology, medium speed CMOS chips of relatively high complexity may be specified at very high levels. To appreciate how this is done, a simple example will be followed through from behavioral specification to physical design.


### 1.7.1 Specification

The specification for the function to be implemented is a chip to generate a triangular waveform. The generator is to have 4-bit precision. Thus the output will ramp from 0 to 15 then to 0 and so on. The period of the ramp will be dependent on a clock input, and the period of the triangle waveform will be  $32T_{CLK}$ . Additionally, the chip will have a reset input and a 4-bit triangle waveform output. The chip will have one  $V_{DD}$  and one  $V_{SS}$  supply pad. Thus a total of 8 pads are required. The circuit is to fit in an 8-bit mini-DIP package. It has to run from a supply of 5 volts, operate with a clock frequency of up to 1 MHz ( $F_{triangle} = \frac{1}{32}$  MHz) and dissipate less than 10 milliwatts. A system-level diagram of the chip in use is shown in Fig. 1.17.

### 1.7.2 Behavioral Description

One might start out by writing the function as a C subroutine. The following code is representative.

```
main () {
  triangle () }
triangle ()
{
  int j = 1;
  int i = wave = 0;
  while (1) {
    if (wave == 15) j = -1;
    else if (wave == 0) j = 1;
    wave = wave + j;
    printf(stdout, "i=%d wave=%d\n", i++, wave); }
}
```



**FIGURE 1.17** A system level diagram of the triangle generator chip

Here `wave` is the current value of the waveform. When executed, this routine would run until aborted.

The behavior may also be coded in a Hardware Description Language (HDL). The following behavioral Verilog® code specifies the triangle generator. (Verilog® is representative of any HDL.)

```

module triangle (wave);
output [0:3]wave;
reg clock;
reg [0:3] acc;
initial begin
    acc = 0;
end
// clock waveform
always
begin
    #100 clock =0;
    #100 clock =1;
end
// triangle functionality
always @(posedge, clock)
begin
    if (wave == 15)
        begin
            inc = -1;
        end
    else if (wave == 0)
        begin
            inc = 1;
        end
    acc = acc + inc;
    wave = acc;
end
endmodule

```

A number of differences are evident. First, the bit width of the input and output signals has been specified. In addition, the notion of time and a clock have been added. Delays could also be added to the Verilog® description.

With the behavioral description in hand, one would normally run functional simulations to verify the behavior and the compliance with the specification. Once this is satisfactory one moves to the structural domain.

### 1.7.3 Structural Description

Conversion between the behavioral and structural domains might be done automatically or manually. Automatic programs exist to take HDLs and convert these to structural descriptions (synthesizers—see Chapter 6). In

essence, these programs examine the behavior and extract the signal flow graph that will result in the desired behavior. Following this, the logic and registers required by the signal flow graph are synthesized.

In the above program, it may be deduced that an incrementer/decrementer, a 0 detect, a 1s detect, and a register are required. We will assume that the cell library that is available has only an input pad, an output pad, a register, an adder, and some combinational gates. As incrementers and comparators may be implemented with adders, we will assume that the behavioral to structural converter (which might be human!) makes the correct decision and generates the following structural description. The first module represents the complete chip. It has 8 I/O pads and a module called `triangle_gen`. A clock input is added because it was internally specified in the behavioral description. A reset input is also added because it was implied by the initial conditions in the behavioral description.

```

module chip (wave,clk,rst);
input clk,rst;
output [3:0] wave;
wire [3:0] output;
wire chip_clk, chip_rst;
    input_pad i1 (chip_clk, clk);
    input_pad i2 (chip_rst,rst);
    triangle_gen tr (output, chip_clk, chip_rst);
    output_pad o1 (wave[0], output[0]);
    output_pad o2 (wave[1], output[1]);
    output_pad o3 (wave[2], output[2]);
    output_pad o4 (wave[3], output[3]);
endmodule

```

Next, the structure of the `triangle_gen` module is specified. It has a module called `inc_dec` and some state logic to control the increment signal, `inc`. When `inc = 1` the signal output is incremented, while when `inc = 0`, output is decremented. A 4-input AND gate detects when the output = 15 and a 4-input NOR gate detects output = 0. At either of these two endpoint conditions, a register is loaded with the complement of the current value of `inc`.

```

module triangle_gen (output,clk,rst);
output [3:0]output;
input clk, rst;
wire inc;
    inc_dec id1 (output,inc,clk,rst);
    and a1 (s1,output[0],output[1],output[2],output[3]);
    nor n1 (s2,output[0],output[1],output[2],output[3]);
    or o1 (s3,s1,s2);
    xor x1 (s4,s3,inc);
    dreg d1 (inc,s4,clk,rst);
endmodule

```

Module `inc_dec` is then specified. It has an inverter to generate the complement of the `inc` signal four instances of a module called `inc_dec_bit` that are connected to form a 4-bit incremter or decremter.

```

module inc_dec (output,inc,clk,rst);
output [3:0] output;
input inc,cin,clk,rst;
wire [3:0]co;
    not inv1 (~inc,inc);
    inc_dec_bit id1 (output[0],co[0],inc,_inc,clk,rst);
    inc_dec_bit id2 (output[1],co[1],co[0],_inc,clk,rst);
    inc_dec_bit id3 (output[2],co[2],co[1],_inc,clk,rst);
    inc_dec_bit id4 (output[3],co[3],co[2],_inc,clk,rst);
endmodule

```


Finally, module `inc_dec_bit` is defined.

```


module inc_dec_bit (sum,co,ci,a,clk,rst);
output sum,co;
input ci,a,clk,rst;
    adder a1 (sum,co,a,q,ci);
    dreg r1 (q,sum,clk,rst);
endmodule

```

It consists of a resettable *D* register (`dreg`) and an adder. At this point the expansion of the hierarchy stops because all of the primitive modules are available as library cells. A conventional (or alternate hierarchy) schematic diagram for the triangle generator is shown in Fig. 1.18. The hierarchy diagram for the structural description of the chip is shown in Fig. 1.19. The cells



**FIGURE 1.18** A schematic diagram for the triangle generator module



**FIGURE 1.19** A hierarchy diagram of the triangle generator chip

at the bottom of the hierarchy tree are called *leaf cells*. These are indicated by thin boxes. There is a corresponding physical description for every cell that is a leaf cell in the structural hierarchy.

Once the structural description is complete, simulations would be run on it to verify compliance with the behavioral specification. Even if the structural description was generated automatically, we now have a logic description into which timing information may be inserted, so resimulation verifies the behavioral at the gate level. One might run a set of other structural tools to check the fault coverage (Chapter 7) of test programs or the estimated size of the chip.

### 1.7.4 Physical Description


The structural description provides a list of leaf cells and their interconnectivity. The generic leaf cells specified by the structural description are mapped to specific library cells. For instance, a 2-input NOR gate might be mapped to one vendor's cell called NR2 for normal speed and power or NR2H for high speed requirements. This information may be represented in a "net-list." For instance, for the signal *s3* in module *tr* denoted by *tr.s3*, an internal signal in the *triangle\_gen* module might be represented as follows:

```
tr.s3 o1(OR2.Z) x1(XOR.A)
```

This describes the net `tr.s3`, which has two connections, one to the Z connection of an OR2 gate and one to the A connection of the XOR gate.

This information and a specification of the type and placement of the I/O pads on the chip boundary may be used to construct a physical layout for the circuit. Again this might be done manually or automatically. These days, most "standard cell" layouts are completed using automatic placement and routing algorithms. Placement involves finding the most suitable arrangement in the 2D plane for the cells in the design. Routing then solves the non-planar interconnection problem created by the placement.

A symbolic representation of the resulting chip layout is shown in Fig. 1.20. The description that specifies this diagram is a hierarchical geometric



**FIGURE 1.20** The triangle generator chip layout

language that at the lowest levels specifies polygons or rectangles that are the interface to the manufacturing process.

Once this description is available, the structural connectivity (that is, the connections between modules) may be reestablished from the geometry by special software. In addition, the actual transistor sizes and physical capacitances may be calculated to a high degree of accuracy. This information may be mapped back to the structural description to place more accurate delays on gates and nets. This *back annotation* is crucial to obtaining accurate performance estimations. The simulations may be run again to confirm the behavior at the required speed and to estimate power dissipation.


### Exercise

1. Redesign the triangle waveform generator so that it has a maximum output amplitude of 8 bits and the ability to set the output amplitude by an additional signal called `level`. The redesign includes rewriting
  - the C (or other language) functional model and
  - the Verilog® (or other ) structural description.

The Verilog® structural description detailed above took a “bit-slice” approach to describing the module `inc_dec`. It might be more appropriate here to use a “functional block” hierarchy that consists of 8-bit registers, adders, etc. as in Fig. 1.18.

## 1.7.5 Summary

To a large extent, most CMOS IC design involves the steps illustrated in the preceding sections with steps either being completed manually or automatically or by a combination of both, depending on the complexity and nature of the chip design. The majority of chip design is and must be highly automated to improve productivity. The overall design flow is summarized in Fig. 1.21. Once a behavior is defined, it is verified against the specification for compliance. The logic corresponding to that behavior is then designed or synthesized. The structural description represented by that logic is compared functionally with the behavioral description to ensure that the logic still does the right thing. The structural description also extends to the transistor level. Finally, a layout may be designed or generated for the particular structural description. The layout provides a path to the manufacturing process. It is verified against the structural description by extracting a structural description from the physical layout and comparing this with the original structural description. Timing and power may be checked at this level. Thus the complete behavioral to physical translation is in theory guaranteed to produce a working silicon. The rest of this book concerns itself with ensuring that the CMOS system designer can make this recipe succeed and contribute new and interesting products to the world.



**FIGURE 1.21** The design flow for a CMOS chip

## 1.8 CMOS Scorecard

CMOS technology is one option in a range of technology options available to the electronic system designer. Other options include silicon bipolar technology, Gallium Arsenide (GaAs) technology, and Josephson junction technology. Of the generally available technologies, GaAs technologies often demonstrate the fastest raw gate speed (that is, the speed of an individual gate). Bipolar technologies are not far behind, and advanced CMOS technologies are close behind bipolar. CMOS technologies in general show the highest densities and lowest power per gate. CMOS technology is adequate for analog circuits, but better performing bipolar circuits may be constructed. Straight-forward CMOS technologies are the cheapest to manufacture for high-density digital circuits with moderate analog requirements. Design costs are the cheapest for CMOS technologies due to the large investment already made in design tools and cell libraries. A combination of CMOS and bipolar—called BiCMOS—is emerging as a popular technology, especially for mixed signal chips. For an overwhelming percentage of today's system electronics, CMOS will be the technology of choice. You should be cautioned, though, that it is not the only choice, and you should be aware of the advantages and disadvantages of other technologies when making system-level design decisions.

For CMOS, a brief summary of the main attributes are provided below:

- Fully restored Logic Levels; i.e., output settles at  $V_{DD}$  or  $V_{SS}$ .
- Transition Times—Rise and fall times are of the same order.
- Memories are implemented both densely and with low power dissipation.
- Transmission Gates pass both logic levels well, allowing use of efficient, widely used logic structures such as multiplexers, latches, and registers.
- Power Dissipation—Almost zero static power dissipation for fully complementary circuits. Power is dissipated during logic transitions.
- Precharging Characteristics—Both n-type and p-type devices are available for precharging a bus to  $V_{DD}$  and  $V_{SS}$ . Nodes can be charged fully to  $V_{DD}$  or alternatively to  $V_{SS}$  in a short time.
- Power Supply—Voltage required to switch a gate is a fixed percentage of  $V_{DD}$ . Variable range is 1.5 to 15 volts.
- Packing Density—Requires  $2n$  devices for  $n$  inputs for complementary static gates. Less for dynamic gates or ratioed logic forms.
- Layout—CMOS encourages regular and easily automated layout styles.

At the system level, the reason for CMOS dominance is probably that it is a forgiving technology. Complementary gates are almost guaranteed to function correctly, and if the speed requirements of the application are sufficiently separated from the capability of the technology, timing issues can be simplified. The density of processes and the automated CAD available have reached a point where the majority of systems may be implemented in a highly automated fashion. However, leading-edge products continue to push the technology in terms of cost, density, speed, and power.

## 1.9 Summary

---

This chapter introduced a simple switch model for a MOS transistor and developed logic that uses p-transistors and n-transistors available in CMOS processes. This led to a basic discussion of the various levels of representation of circuits and methods of composing these representations. The remainder of this book will expand on the material introduced in this chapter.

## 1.10 References

---

1. R. S. C. Cobbold, *Theory and Application of Field Transistors*, New York: Wiley Interscience, 1970.

2. Michael J. Riezenman, "Wanlass's CMOS Circuit," *IEEE Spectrum*, May 1991, p. 44.
3. Daniel D. Gajski, *Silicon Compilation*, Reading, Mass.: Addison-Wesley, 1988.
4. *VHDL Reference Manual*, IEEE Standard 1076, IEEE, Washington, D.C.
5. *Verilog Hardware Description Language Reference Manual—Draft Release 0.1*, Open Verilog International, Sunnyvale, Calif., July 1991.
6. *The ELLA User Manual*, Edition 2.0, Bath, U.K.: Praxis Systems, 1986.
7. J. E. Bresenham, "Algorithm for Computer Control of Digital Plotters," *IBM Systems Journal*, 4:1, 1965, pp. 25–30.
8. *Verilog Hardware Description Language Reference Manual—Draft Release 0.1, op. cit.*
9. L. W. Nagel, "SPICE2: A Computer Program to Simulate Semiconductor Circuits," Memo ERL-M520, University of California, Berkeley, Calif., May 9, 1975.
10. L. W. Nagel, "ADVICE for Circuit Simulation," IEEE International Symposium on Circuits and Systems, Houston, Tex., April 1980.

# MOS TRANSISTOR THEORY


# 2

## 2.1 Introduction

In Chapter 1 the MOS transistor was introduced in terms of its operation as an ideal switch. In this chapter we will examine the characteristics of MOS transistors in more detail to lay the foundation for predicting the performance of the switches, which is less than ideal. Figure 2.1 shows some of the symbols that are commonly used for MOS transistors. The symbols in Fig. 2.1(a) will be used where it is necessary only to indicate the switch logic required to build a function. If the substrate connection needs to be shown, the symbols in Fig. 2.1(b) will be used. Figure 2.1(c) shows an example of the many symbols that may be encountered in the literature.

This chapter will concentrate on the static or DC operation of MOS transistors. This is the first design goal that must be satisfied to ensure that logic gates operate as logic gates. All circuits are analog in nature and the digital abstraction only remains an abstraction as long as certain design goals are met. Design for timing constraints is covered in Chapter 4.


An MOS transistor is termed a majority-carrier device, in which the current in a conducting channel between the source and the drain is modulated by a voltage applied to the gate. In an n-type MOS transistor (i.e., nMOS), the majority characters are electrons. A positive voltage applied on the gate with respect to the substrate enhances the number of electrons in the channel



**FIGURE 2.1** MOS transistor symbols

(the region immediately under the gate) and hence increases the conductivity of the channel. For gate voltages less than a threshold value denoted by  $V_t$ , the channel is cut off, thus causing a very low drain-to-source current. The operation of a p-type transistor (i.e., pMOS) is analogous to the nMOS transistor, with the exception that the majority carriers are holes and the voltages are negative with respect to the substrate.

The first parameter of interest that characterizes the switching behavior of an MOS device is the threshold voltage,  $V_t$ . This is defined as the voltage at which an MOS device begins to conduct ("turn on"). We can graph the relative conduction against the difference in gate-to-source voltage in terms of the source-to-drain current ( $I_{ds}$ ) and the gate-to-source voltage ( $V_{gs}$ ). These graphs for a fixed drain-source voltage,  $V_{ds}$ , are shown in Fig. 2.2. It is possible to make n-devices that conduct when the gate voltage is equal to the source voltage, while others require a positive difference between gate and source voltages to bring about conduction (negative for p-devices). Those devices that are normally cut off (i.e., nonconducting) with zero gate bias (gate voltage–source voltage) are further classed as enhancement-mode devices, whereas those devices that conduct with zero gate bias are called depletion-mode devices. The n-channel transistors and p-channel transistors are the duals of each other; that is, the voltage polarities required for correct operation are the opposite. The threshold voltages for n-channel and p-channel devices are denoted by  $V_{tn}$  and  $V_{tp}$ , respectively.



**FIGURE 2.2** Conduction characteristics for enhancement and depletion mode MOS transistors (assuming fixed  $V_{ds}$ )

In CMOS technologies both n-channel and p-channel transistors are fabricated on the same chip. Furthermore, most CMOS integrated circuits, at present, use transistors of the enhancement type.

### 2.1.1 nMOS Enhancement Transistor

The structure for an n-channel enhancement-type transistor, shown in Fig. 2.3, consists of a moderately doped p-type silicon substrate into which two heavily doped  $n^+$  regions, the *source* and the *drain*, are diffused. Between these two regions there is a narrow region of p-type substrate called the *channel*, which is covered by a thin insulating layer of silicon dioxide ( $\text{SiO}_2$ ) called *gate oxide*. Over this oxide layer is a polycrystalline silicon (polysilicon) electrode, referred to as the *gate*. Polycrystalline silicon is silicon that is not composed of a single crystal. Since the oxide layer is an insulator, the DC current from the gate to channel is essentially zero. Because of the inherent symmetry of the structure, there is no physical distinction between the drain and source regions. Since  $\text{SiO}_2$  has relatively low loss and high dielectric strength, the application of high gate fields is feasible.

In operation, a positive voltage is applied between the source and the drain ( $V_{ds}$ ). With zero gate bias ( $V_{gs} = 0$ ), no current flows from source to drain because they are effectively insulated from each other by the two reversed biased *pn* junctions shown in Fig. 2.3 (indicated by the diode symbols). However, a voltage applied to the gate, which is positive with respect to the source and the substrate, produces an electric field  $E$  across the substrate, which attracts electrons toward the gate and repels holes. If the gate voltage is sufficiently large, the region under the gate changes from p-type to n-type (due to accumulation of attracted electrons) and provides a conduction path between the source and the drain. Under such a condition, the surface of the underlying p-type silicon is said to be *inverted*. The term *n-channel* is applied to the structure. This concept is further illustrated by Fig. 2.4(a), which shows the initial distribution of mobile positive holes in a p-type silicon substrate of an MOS structure for a voltage,  $V_{gs}$ , much less than a voltage,  $V_t$ , which is





FIGURE 2.3 Physical structure of an nMOS transistor



**FIGURE 2.4** Accumulation, Depletion and Inversion modes in an MOS structure.


the threshold voltage. This is termed the *accumulation mode*. As  $V_{gs}$  is raised above  $V_t$  in potential, the holes are repelled causing a depletion region under the gate. Now the structure is in the *depletion mode* (Fig. 2.4b). Raising  $V_{gs}$  further above  $V_t$  results in electrons being attracted to the region of the substrate under the gate. A conductive layer of electrons in the p substrate gives rise to the name *inversion mode* (Fig. 2.4c).

The difference between a *pn* junction that exists in a bipolar transistor or diode (or between the source or drain and substrate) and the inversion layer

substrate junction is that in the  $pn$  junction, the n-type conductivity is brought about by a metallurgical process; that is, the electrons are introduced into the semiconductor by the introduction of donor ions. In an inversion layer substrate junction, the n-type layer is induced by the electric field  $E$  applied to the gate. Thus, this junction, instead of being a metallurgical junction, is a *field-induced* junction.

Electrically, an MOS device therefore acts as a voltage-controlled switch that conducts initially when the gate-to-source voltage,  $V_{gs}$ , is equal to the threshold voltage,  $V_t$ . When a voltage  $V_{ds}$  is applied between source and drain, with  $V_{gs} = V_t$ , the horizontal and vertical components of the electrical field due to the source-drain voltage and gate-to-substrate voltage interact, causing conduction to occur along the channel. The horizontal component of the electric field associated with the drain-to-source voltage (i.e.,  $V_{ds} > 0$ ) is responsible for sweeping the electrons in the channel from the source toward the drain. As the voltage from drain to source is increased, the resistive drop along the channel begins to change the shape of the channel characteristic. This behavior is shown in Fig. 2.5. At the source end of the channel, the full gate voltage is effective in inverting the channel. However, at the drain end of the channel, only the difference between the gate and drain voltages is effective. When the effective gate voltage ( $V_{gs} - V_t$ ) is greater than the drain voltage, the channel becomes deeper as  $V_{gs}$  is increased. This is termed the “linear,” “resistive,” “nonsaturated,” or “unsaturated” region, where the channel current  $I_{ds}$  is a function of both gate and drain voltages. If  $V_{ds} > V_{gs} - V_t$ , then  $V_{gd} < V_t$  ( $V_{gd}$  is the gate to drain voltage), and the channel becomes pinched off—the channel no longer reaches the drain. This is illustrated in Fig. 2.5(c). However, in this case, conduction is brought about by a drift mechanism of electrons under the influence of the positive drain voltage. As the electrons leave the channel, they are injected into the drain depletion region and are subsequently accelerated toward the drain. The voltage across the pinched-off channel tends to remain fixed at  $(V_{gs} - V_t)$ . This condition is the “saturated” state in which the channel current is controlled by the gate voltage and is almost independent of the drain voltage. For fixed drain-to-source voltage and fixed gate voltage, the factors that influence the level of drain current,  $I_{ds}$ , flowing between source and drain (for a given substrate resistivity) are:

- the distance between source and drain
- the channel width
- the threshold voltage  $V_t$
- the thickness of the gate-insulating oxide layer
- the dielectric constant of the gate insulator
- the carrier (electron or hole) mobility,  $\mu$ .



**FIGURE 2.5** nMOS device behavior under the influence of different terminal voltages

The normal conduction characteristics of an MOS transistor can be categorized as follows:

- “Cut-off” region: where the current flow is essentially zero (accumulation region).
- “Nonsaturated” region: weak inversion region where the drain current is dependent on the gate and the drain voltage (with respect to the substrate).
- “Saturated” region: channel is strongly inverted and the drain current flow is ideally independent of the drain-source voltage (strong inversion region).

An abnormal conduction condition called avalanche breakdown or punch-through can occur if very high voltages are applied to the drain. Under these circumstances, the gate has no control over the drain current.

### 2.1.2 pMOS Enhancement Transistor

So far, our discussions have been primarily directed toward nMOS; however, a reversal of n-type and p-type regions yields a p-channel MOS transistor. This is illustrated by Fig. 2.6. Application of a negative gate voltage (w.r.t. source) draws holes into the region below the gate, resulting in the channel changing from n-type to p-type. Thus, similar to nMOS, a conduction path is created between the source and the drain. In this instance, however, conduction results from the movement of holes (versus electrons) in the channel. A negative drain voltage sweeps holes from the source through the channel to the drain.

### 2.1.3 Threshold Voltage

The threshold voltage,  $V_t$ , for an MOS transistor can be defined as the voltage applied between the gate and the source of an MOS device below which the drain-to-source current  $I_{ds}$  effectively drops to zero. The word “effec-




FIGURE 2.6 Physical structure of a pMOS transistor

tively” is used because the drain current never really is zero but drops to a very small value that may be deemed insignificant for the current application (i.e., fast digital CMOS circuits). In general, the threshold voltage is a function of a number of parameters including the following:

- Gate conductor material.
- Gate insulation material.
- Gate insulator thickness–channel doping.
- Impurities at the silicon-insulator interface.
- Voltage between the source and the substrate,  $V_{sb}$ .

In addition, the absolute value of the threshold voltage decreases with an increase in temperature. This variation is approximately  $-4$  mV/°C for high substrate doping levels, and  $-2$  mV/°C for low doping levels.<sup>1</sup>

### 2.1.3.1 Threshold Voltage Equations

Threshold voltage,  $V_t$ , may be expressed as

$$V_t = V_{t-mos} + V_{fb} \quad (2.1)$$

where  $V_{t-mos}$  is the ideal threshold voltage of an ideal MOS capacitor and  $V_{fb}$  is what is termed the flat-band voltage.  $V_{t-mos}$  is the threshold where there is no work function difference between the gate and substrate materials.

The MOS threshold voltage,  $V_{t-mos}$ , is calculated by considering the MOS capacitor structure that forms the gate of the MOS transistor (see for example<sup>2</sup> or<sup>3</sup>). The ideal threshold voltage may be expressed as

$$V_{t-mos} = 2\phi_b + \frac{Q_b}{C_{ox}} \quad (2.2)$$

where  $\phi_b = \frac{kT}{q} \ln\left(\frac{N_A}{N_i}\right)$ ,  $C_{ox}$  is the oxide capacitance

and  $Q_b = \sqrt{2\varepsilon_{Si}qN_A 2\phi_b}$  which is called the bulk charge term.

The symbol  $\phi_b$  is the bulk potential, a term that accounts for the doping of the substrate. It represents the difference between the Fermi energy level of the doped semiconductor and the Fermi energy level of the intrinsic semiconductor. The intrinsic level is midway between the valence-band edge and the

conduction-band edge of the semiconductor. In a p-type semiconductor the Fermi level is closer to the valence band, while in an n-type semiconductor it is closer to the conduction band.  $N_A$  is the density of carriers in the doped semiconductor substrate, and  $N_i$  is the carrier concentration in intrinsic (undoped) silicon.  $N_i$  is equal to  $1.45 \times 10^{10} \text{ cm}^{-3}$  at 300°K. The lowercase  $k$  is Boltzmann's constant ( $1.380 \times 10^{-23} \text{ J/}^\circ\text{K}$ ).  $T$  is the temperature ( $^\circ\text{K}$ ) and  $q$  is the electronic charge ( $1.602 \times 10^{-19} \text{ Coulomb}$ ). The expression  $kT/q$  equals .02586 Volts at 300°K. The term  $\epsilon_{Si}$  is the permittivity of silicon ( $1.06 \times 10^{-12} \text{ Farads/cm}$ ). The term  $C_{ox}$  is the gate-oxide capacitance, which is inversely proportional to the gate-oxide thickness ( $t_{ox}$ ). The threshold voltage,  $V_{t-mos}$ , is positive for n-transistors and negative for p-transistors.

The flatband voltage,  $V_{fb}$ , is given by

$$V_{fb} = \phi_{ms} - \frac{Q_{fc}}{C_{ox}} \quad (2.3)$$

The term  $V_{fb}$  is the flat-band voltage. The term  $Q_{fc}$  represents the fixed charge due to surface states that arise due to imperfections in the silicon-oxide interface and doping. The term  $\phi_{ms}$  is the work function difference between the gate material and the silicon substrate ( $\phi_{gate} - \phi_{Si}$ ), which may be calculated for an  $n^+$  gate over a p substrate (the normal way for an n transistor) as follows:<sup>4</sup>

$$\phi_{ms} = -\left(\frac{E_g}{2} + \phi_b\right) \approx -0.9V \quad (N_A = 1 \times 10^{16} \text{ cm}^{-3}) \quad (2.4a)$$

where

$$E_g = \text{is the band gap energy of silicon} \left(1.16 - .704 \times 10^{-3} \frac{T^2}{T + 1108}\right)^5$$

and  $T$  is the temperature ( $^\circ\text{K}$ ). For an  $n^+$  poly gate on an n-substrate (a normal p-transistor)

$$\phi_{ms} = -\left(\frac{E_g}{2} - \phi_b\right) \approx -0.2V \quad (N_A = 1 \times 10^{16} \text{ cm}^{-3}) \quad (2.4b)$$

From these equations it may be seen that for a given gate and substrate material the threshold voltage may be varied by changing the doping concentration of the substrate ( $N_A$ ), the oxide capacitance ( $C_{ox}$ ), or the surface state charge ( $Q_{fc}$ ). In addition, the temperature variation mentioned above may be seen.

It is often necessary to adjust the native (original) threshold voltage of an MOS device. Two common techniques used for the adjustment of the threshold voltage entail varying the doping concentration at the silicon-

insulator interface through ion implantation (i.e., affecting  $Q_{fc}$ ) or using different insulating material for the gate (i.e., affecting  $C_{ox}$ ). The former approach introduces a small doped region at the oxide/substrate interface that adjusts the flat-band voltage by varying the  $Q_{fc}$  term in Eq. (2.3). In the latter approach for instance, a layer of silicon nitride ( $\text{Si}_3\text{N}_4$ ) (relative permittivity of 7.5) is combined with a layer of silicon dioxide (relative permittivity of 3.9), resulting in an effective relative permittivity of about 6, which is substantially larger than the dielectric constant of  $\text{SiO}_2$ . Consequently, for the same thickness as an insulating layer consisting of only silicon dioxide, the dual dielectric process will be electrically equivalent to a thinner layer of  $\text{SiO}_2$ , leading to a higher  $C_{ox}$  value.

In order to prevent the surface of the silicon from inverting in the regions between transistors, the threshold voltage in these field regions is increased by heavily doped diffusions, by implants of the silicon surface, or by making the oxide layer very thick. MOS transistors are self-isolating as long as the surface of the silicon can be inverted under the gate, but not in the regions between devices by normal circuit voltages.

### Example

1. Calculate the native threshold voltage for an n-transistor at 300°K for a process with a Si substrate with  $N_A = 1.80 \times 10^{16}$ , a  $\text{SiO}_2$  gate oxide with thickness 200 Å. (Assume  $\phi_{ms} = -0.9\text{V}$ ,  $Q_{fc} = 0$ .)

$$\begin{aligned}\phi_b &= .02586 \ln \left( \frac{1.8 \times 10^{16}}{1.45 \times 10^{10}} \right) \\ &= .36 \text{ volts}\end{aligned}$$


$$\begin{aligned}\text{with } C_{ox} &= \frac{\epsilon_{ox}}{t_{ox}} \\ &= \frac{3.9 \times 8.85 \times 10^{-14}}{0.2 \times 10^{-5}} \\ &= 1.726 \times 10^{-7} \text{ Farads/cm}^2\end{aligned}$$

$$\begin{aligned}V_t &= \phi_{ms} + \frac{\sqrt{2\epsilon_{Si}qN_A}2\phi_b}{C_{ox}} + 2\phi_b \\ &= -0.9 + .384 + .72 \\ &= 0.16 \text{ volts}\end{aligned}$$

### 2.1.4 Body Effect

As we have seen so far, all devices comprising an MOS device are made on a common substrate. As a result, the substrate voltage of all devices is normally equal. (In some analog circuits this may not be true.) However, in arranging the devices to form gating functions it might be necessary to connect several devices in series as shown in Fig. 2.7 (for example, the NAND gate shown in Fig. 1.6). This may result in an increase in source-to-substrate voltage as we proceed vertically along the series chain ( $V_{sb1} = 0, V_{sb2} \neq 0$ ).

Under normal conditions—that is, when  $V_{gs} > V_t$ —the depletion-layer width remains constant and charge carriers are pulled into the channel from the source. However, as the substrate bias  $V_{sb}$  ( $V_{source} - V_{substrate}$ ) is increased, the width of the channel-substrate depletion layer also increases, resulting in an increase in the density of the trapped carriers in the depletion layer. For charge neutrality to hold, the channel charge must decrease. The resultant effect is that the substrate voltage,  $V_{sb}$ , adds to the channel-substrate junction potential. This increases the gate-channel voltage drop. The overall effect is an increase in the threshold voltage,  $V_t$  ( $V_{t2} > V_{t1}$ ).



**FIGURE 2.7**  
The effect of substrate bias on series-connected n-transistors

## 2.2 MOS Device Design Equations

### 2.2.1 Basic DC Equations

As stated previously, MOS transistors have three regions of operation:

- Cutoff or subthreshold region.
- Nonsaturation or linear region.
- Saturation region.

The ideal (first order, Shockley) equations<sup>6,7,8</sup> describing the behavior of an nMOS device in the three regions are:

*The cutoff region:*

$$I_{ds} = 0 \quad V_{gs} \leq V_t \quad (2.5a)$$

*The nonsaturation, linear, or triode region:*

$$I_{ds} = \beta \left[ (V_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2} \right] \quad 0 < V_{ds} < V_{gs} - V_t \quad (2.5b)$$

[Although this region is commonly called the linear region,  $I_{ds}$  varies linearly with  $V_{gs}$  and  $V_{ds}$  when the quadratic term  $V_{ds}^2/2$  is very small (i.e.,  $V_{ds} \ll V_{gs} - V_t$ .)]

The saturation region:


$$I_{ds} = \beta \frac{(V_{gs} - V_t)^2}{2} \quad 0 < V_{gs} - V_t < V_{ds} \quad (2.5c)$$

where  $I_{ds}$  is the drain-to-source current,  $V_{gs}$  is the gate-to-source voltage,  $V_t$  is the device threshold, and  $\beta$  is the MOS transistor gain factor. The last factor is dependent on both the process parameters and the device geometry, and is given by

$$\beta = \frac{\mu\epsilon}{t_{ox}} \left( \frac{W}{L} \right) \quad (2.6)$$

where  $\mu$  is the effective surface mobility of the carriers in the channel,  $\epsilon$  is the permittivity of the gate insulator,  $t_{ox}$  is the thickness of the gate insulator,  $W$  is the width of the channel, and  $L$  is the length of the channel. The gain factor  $\beta$  thus consists of a process dependent factor  $\mu\epsilon/t_{ox}$ , which contains all the process terms that account for such factors as doping density and gate-oxide thickness and a geometry dependent term  $(W/L)$ , which depends on the actual layout dimensions of the device. The process dependent factor is sometimes written as  $\mu C_{ox}$ , where  $C_{ox} = \epsilon/t_{ox}$  is the gate oxide capacitance. The geometric terms in Eq. (2.6) are illustrated in Fig. 2.8 in relation to the physical MOS structure.

The voltage-current characteristics of the n- and p-transistors in the non-saturated and saturated regions are represented in Fig. 2.9 (with the SPICE circuit for obtaining these characteristics for an n-transistor). Note that we use the absolute value of the voltages concerned to plot the characteristics of the p- and n-transistors on the same axes. The boundary between the linear and saturation regions corresponds to the condition  $|V_{ds}| = |V_{gs} - V_t|$  and appears as a dashed line in Fig. 2.9. The drain voltage at which the device



**FIGURE 2.8** Geometric terms in the MOS device equation




FIGURE 2.9  $VI$  characteristics for n- and p-transistors

becomes saturated is called  $V_{dsat}$ , or the drain saturation voltage. In the above equations that is equal to  $V_{gs} - V_t$ .

### Example

Typical values (for an n-device) for current ( $\sim 1\mu$ ) processes are as follows:

$$\mu_n = 500 \text{ cm}^2 / \text{V-sec}$$

$$\epsilon = 3.9\epsilon_0 = 3.9 \times 8.85 \times 10^{-14} \text{ F/cm (permittivity of silicon dioxide, SiO}_2)$$

$$t_{ox} = 200 \text{ \AA}$$

Hence a typical n-device  $\beta$  would be

$$\frac{500 \times 3.9 \times 8.85 \times 10^{-14}}{.2 \times 10^{-5}} \frac{W}{L} = 88.5 \frac{W}{L} \mu\text{A} / \text{V}^2$$

On the other hand, p-devices have hole mobilities ( $\mu_p$ ) of about 180  $\text{cm}^2/\text{V-sec}$ , yielding a  $\beta$  of

$$= 31.9 \frac{W}{L} \mu\text{A} / \text{V}^2$$

Thus the ratio of n-to-p gain factors in this example is about 2.8. This ratio varies from about 2 to 3 depending on the process.

## 2.2.2 Second Order Effects

Eq. (2.5) represents the simplest view of the MOS transistor DC voltage current equations. There have been many research papers published on more detailed and accurate models that have been created to fill a variety of requirements, such as accuracy, computational efficiency, and the conservation of charge. The circuit simulation program SPICE<sup>9</sup> and its commercial and proprietary derivations generally use a parameter called LEVEL to spec-

ify which model equations are used. LEVEL 1 models build on those defined in Eq. (2.5) and include some important second-order effects. LEVEL 2 models calculate the currents based on device physics. LEVEL 3 is a semiempirical approach that relies on parameters selected on the basis of matching the equations to real circuits. The MOS device equations in terms of the LEVEL 1 parameters used in SPICE will be covered here; Section 2.10, in this chapter, describes the LEVEL 3 parameters used in the commercially available HSPICE program.

First the term  $\mu\epsilon/t_{ox}$  ( $\mu C_{ox}$ ) is defined as the *process gain factor*. In SPICE this is referred to as *KP*. Depending on the vintage of the process and the type of transistor, *KP* may vary from 10–100  $\mu A/V^2$ . In addition, it is not unusual to expect a variation of 10%–20% in *KP* within a given process as a result of variations in starting materials and variation in  $SiO_2$  growth.

### 2.2.2.1 Threshold Voltage–Body Effect

The threshold voltage  $V_t$  is not constant with respect to the voltage difference between the substrate and the source of the MOS transistor. This is known as the *substrate-bias effect* or *body effect*. The expression for the threshold voltage may be modified to incorporate  $V_{sb}$ , the difference between the source and the substrate.

$$V_t = V_{fb} + 2\phi_b + \frac{\sqrt{2\epsilon_{Si}qN_A(2\phi_b + |V_{sb}|)}}{C_{ox}}$$

$$V_t = V_{t0} + \gamma \left[ \sqrt{(2\phi_b + |V_{sb}|)} - \sqrt{2\phi_b} \right] \quad (2.7)$$

where  $V_{sb}$  is the substrate bias,  $V_{t0}$  is the threshold voltage for  $V_{sb} = 0$  (Eq. 2.1), and  $\gamma$  is the constant that describes the substrate bias effect. The term  $\phi_b$  is defined in Eq. 2.2.

Typical values for  $\gamma$  lie in the range of 0.4 to 1.2. It may be expressed as

$$\gamma = \frac{t_{ox}}{\epsilon_{ox}} \sqrt{2q\epsilon_{Si}N_A} = \frac{1}{C_{ox}} \sqrt{2q\epsilon_{Si}N_A} \quad (2.8)$$

in which  $q$  is the charge on an electron,  $\epsilon_{ox}$  is the dielectric constant of the silicon dioxide,  $\epsilon_{Si}$  is the dielectric constant of the silicon substrate, and  $N_A$  is the doping concentration density of the substrate. The term  $\gamma$  is the SPICE parameter called GAMMA.  $V_{t0}$  is the parameter *VTO*,  $N_A$  is the parameter *NSUB*, and  $\phi_s = 2\phi_b$  is *PHI*, the surface potential at the onset of strong inversion.

**Example**

For with  $N_A = 3 \times 10^{16} \text{ cm}^{-3}$ ,  $t_{ox} = 200 \text{ \AA}$ ,  $\epsilon_{ox} = 3.9 \times 8.85 \times 10^{-14} \text{ F/cm}$ ,  $\epsilon_{Si} = 11.7 \times 8.85 \times 10^{-14} \text{ F/cm}$ , and  $q = 1.6 \times 10^{-19} \text{ Coulomb}$

$$\gamma = \frac{0.2 \times 10^{-5}}{3.9 \times 8.85 \times 10^{-14}} \sqrt{2 \times 1.6 \times 10^{-19} \times 11.7 \times 8.85 \times 10^{-14} \times 3 \times 10^{16}}$$

$$= .57$$

$$\phi_b = .02586 \ln \left( \frac{3 \times 10^{16}}{1.5 \times 10^{10}} \right)$$

$$= .375$$

At a  $V_{sb}$  of 2.5 volts, and with

$$V_{t2.5} = V_{t0} + .57 \left[ \sqrt{.75 + 2.5} - \sqrt{.75} \right]$$

$$= V_{t0} + .53$$

Thus the threshold shifts by approximately half a volt with the source at 2.5 volts for these process parameters.

As we shall learn in Chapter 3, the type of CMOS process can have a large impact on this parameter for both n- and p-transistors. The increase in threshold voltage leads to lower device currents, which in turn leads to slower circuits.

**2.2.2.2 Subthreshold Region**

The cutoff region described by Eq. (2.5a) is also referred to as the subthreshold region, where  $I_{ds}$  increases exponentially with  $V_{ds}$  and  $V_{gs}$ . Although the value of  $I_{ds}$  is very small ( $I_{ds} \approx 0$ ), the finite value of  $I_{ds}$  may be used to advantage to construct very low power circuits<sup>10</sup> or it may adversely affect circuits such as dynamic-charge storage nodes. As an approximation, Level 1 SPICE models set the subthreshold current to 0. (See Section 2.11 for the SPICE Level 3 subthreshold equations.)

**2.2.2.3 Channel-length Modulation**

Simplified equations that describe the behavior of an MOS device assume that the carrier mobility is constant, and do not take into account the variations in channel length due to the changes in drain-to-source voltage,  $V_{ds}$ .

For long channel lengths, the influence of channel variation is of little consequence. However, as devices are scaled down, this variation should be taken into account.

When an MOS device is in saturation, the effective channel length actually is decreased such that

$$L_{eff} = L - L_{short} \quad (2.9)$$

where

$$L_{short} = \sqrt{2 \frac{\epsilon_{Si}}{qN_A} (V_{ds} - (V_{gs} - V_t))}$$

The reduction in channel length increases the  $(W/L)$  ratio, thereby increasing  $\beta$  as the drain voltage increases. Thus rather than appearing as a constant current source with infinite output impedance, the MOS device has a finite output impedance. An approximation that takes this behavior into account<sup>11</sup> is represented by the following equation:

$$I_{ds} = \frac{k W}{2 L} (V_{gs} - V_t)^2 (1 + \lambda V_{ds}) \quad (2.10)$$

where  $k$  is the process gain factor  $\mu\epsilon/t_{ox}$  and  $\lambda$  is an empirical *channel-length modulation* factor having a value in the range  $0.02V^{-1}$  to  $0.005V^{-1}$ . In the SPICE level 1 model  $\lambda$  is the parameter *LAMBDA*.

#### 2.2.2.4 Mobility Variation

The mobility,  $\mu$ , describes the ease with which carriers drift in the substrate material. It is defined by

$$\mu = \frac{\text{average carrier drift velocity } (V)}{\text{Electric Field } (E)} \quad (2.11)$$

If the velocity,  $V$ , is given in cm/sec, and the electric field,  $E$ , in V/cm, the mobility has the dimensions  $\text{cm}^2/\text{V}\cdot\text{sec}$ . The mobility may vary in a number of ways. Primarily, mobility varies according to the type of charge carrier. Electrons (negative-charge carriers) in silicon have a much higher mobility than holes (positive-charge carriers), resulting in n-devices having higher current-producing capability than the corresponding p-devices. Mobility decreases with increasing doping-concentration and increasing temperature. The temperature variation becomes less pronounced as the doping density increases. In SPICE  $\mu$  is specified by the parameter *UO*.

### 2.2.2.5 Fowler-Nordheim Tunneling

When the gate oxide is very thin, a current can flow from gate to source or drain by electron tunneling through the gate oxide. This current is proportional to the area of the gate of the transistor as follows:<sup>12,13,14</sup>

$$I_{FN} = C_1 W L E_{ox}^2 e^{\frac{-E_0}{E_{ox}}} \quad (2.12)$$

where  $E_{ox} \approx \frac{V_{gs}}{t_{ox}}$  is the electric field across the gate oxide and

$E_0$  and  $C_1$  are constants.

This effect limits the thickness of the gate oxide as processes are scaled. However, it is of great use in electrically alterable programmable logic devices.

### 2.2.2.6 Drain Punchthrough

When the drain is at a high enough voltage with respect to the source, the depletion region around the drain may extend to the source, thus causing current to flow irrespective of the gate voltage (i.e., even if it is zero). This is known as a punchthrough condition. Currently, this effect is used in I/O protection circuits to limit the voltages across internal circuit nodes, although it will impact design as devices are scaled down by requiring that internal circuit voltages be reduced to a point where the effect does not occur.

### 2.2.2.7 Impact Ionization—Hot Electrons

As the length of the gate of an MOS transistor is reduced, the electric field at the drain of a transistor in saturation increases (for a fixed drain voltage). For submicron gate lengths, the field can become so high that electrons are imparted with enough energy to become what is termed “hot.” These hot electrons impact the drain, dislodging holes that are then swept toward the negatively charged substrate and appear as a substrate current. This effect is known as *impact ionization*. Moreover, the electrons can penetrate the gate oxide, causing a gate current. Eventually this can lead to degradation of the MOS device parameters (threshold voltage, subthreshold current, and transconductance), which in turn can lead to the failure of circuits.<sup>15,16,17</sup>

While the substrate current may be used in a positive manner to estimate the severity of the hot-electron effect, it can lead to poor refresh times in dynamic memories, noise in mixed signal systems, and possibly latchup. Hot holes do not normally present a problem because of their lower mobility.

The presence of hot electrons has guided CMOS device engineering over the last few years. Chapter 3 shows some examples of the process steps that are used to provide long-lifetime submicron devices at 5 volts. Various circuit techniques that aim at reducing the voltage stress at the drains of n-transistors have also been proposed. Hot electrons will eventually push 3-volt and lower power supplies into prominence in CMOS design as the reduction in drain voltage markedly improves device lifetimes and reliability.

As an illustration of the relative magnitude of the substrate current, the following equation is representative<sup>18</sup> (for an  $L = 0.8 \mu$ ,  $t_{ox} = 160\text{\AA}$  CMOS process):

$$I_{substrate} = I_{ds} C1 (V_{ds} - V_{dsat})^{C2} \quad (2.13)$$

where

$$C1 = 2.24 \times 10^{-5} - .1 \times 10^{-5} V_{ds}$$

$$C2 = 6.4$$

$$V_{dsat} = \frac{V_{tm} L_{eff} E_{sat}}{V_{tm} + L_{eff} E_{sat}}$$

with

$$V_{tm} = V_{gs} - V_{tn} - 0.13 V_{bs} - 0.25 V_{gs}$$

$$E_{sat} = 1.10 \times 10^7 + 0.25 \times 10^7 V_{gs}$$

$L_{eff}$  is the effective channel length in meters.

### 2.2.3 MOS Models

In Section 2.2.2 we presented the ideal equations that describe the behavior of MOS transistors. While these incorporate some nonideal effects (channel-length modulation, threshold-voltage variation), they may not accurately model a specific device in a particular process. That is especially true for devices that have very small dimensions (gate lengths, gate widths, oxide thicknesses) as the modeling process becomes increasingly 3D in nature. Researchers have developed and refined a wide range of MOS models in an effort to predict more accurately the performance of MOS devices before they are fabricated for varying design scenarios. For instance, one might predict DC currents very accurately from raw process parameters, thus helping predict the behavior of an as yet untested device. However, because of the complexity

of the model, it might not be appropriate for a fast-execution-time model that might be needed for digital simulation purposes. In that case, a model based on parameters measured from an actual process might be appropriate.

Depending on the particular circuit level simulator that may be available, a wide variety of MOS simulation models may be used. For instance in one commercial circuit simulator there are over 10 different MOS models.<sup>19</sup> Many semiconductor vendors expend a great deal of effort to model the devices they manufacture. Many times these efforts are aimed at internal circuit simulators and proprietary models. Most CMOS digital foundry operations have been standardized on the LEVEL 3 models in SPICE as the level of circuit modeling that is required for CMOS digital system design. Table 2.1 is a summary of the main SPICE DC parameters that are used in Levels 1, 2, and 3 with representative values for a  $1\mu$  n-well CMOS process.

SPICE Level 3 model parameters also include process parameters that are used to calculate  $V_{TO}$ ,  $KP$ ,  $GAMMA$ ,  $PHI$ , and  $LAMBDA$  if they are not specified. For instance, if  $GAMMA$  is not specified,  $TOX$  and  $NSUB$  may be used to calculate it. Section 2.11 has a full description of the SPICE LEVEL 3 parameters and their use.

**Table 2.1 SPICE DC Parameters**

Parameter	nMOS	pMOS	Units	Description
VTO	0.7	0.7	volt	Threshold voltage
KP	$8 \times 10^{-5}$	$2.5 \times 10^{-5}$	$A/V^2$	Transconductance coefficient
GAMMA	.4	.5	$V^{0.5}$	Bulk threshold parameter
PHI	.37	.36	volt	Surface potential at strong inversion
LAMBDA	.01	.01	$volt^{-1}$	Channel length modulation parameter
LD	$0.1 \times 10^{-6}$	$0.1 \times 10^{-6}$	meter	Lateral diffusion
TOX	$2 \times 10^{-8}$	$2 \times 10^{-8}$	meter	Oxide thickness
NSUB	$2 \times 10^{16}$	$4 \times 10^{16}$	$1/cm^3$	Substrate doping density

### 2.2.4 Small Signal AC Characteristics

The MOS transistor can be represented by the simplified ( $V_{sb} = 0$ ) small-signal equivalent model shown in Fig. 2.10 when biased appropriately. Here the MOS transistor is modeled as a voltage-controlled current source ( $g_m$ ), an output conductance ( $g_{ds}$ ), and the interelectrode capacitances. These values may be used, for instance, to calculate voltage amplification factors (gain) or bandwidth characteristics when considered along with other circuit elements.




FIGURE 2.10 Small signal model for an MOS transistor

The output conductance ( $g_{ds}$ ) in the linear region can be obtained by differentiating Eq. (2.5b) with respect to  $V_{ds}$ , which results in an output drain-source conductance of

$$\begin{aligned} g_{ds} &= \beta [(V_{gs} - V_t) - 2V_{ds}] \\ &= V_{ds} \xrightarrow{\text{lim}} 0 \approx \beta (V_{gs} - V_t) \end{aligned} \quad (2.14)$$

Note that consistent with Eq. (2.5b),  $V_{ds}$  must be small compared to  $V_{gs}$  for the MOS device to be in a linear operating regime.

On rearrangement, the channel resistance  $R_c$  is approximated by

$$R_{c(\text{linear})} = \frac{1}{\beta (V_{gs} - V_t)} \quad (2.15)$$

which indicates that it is controlled by the gate-to-source voltage. The relation defined by Eq. (2.15) is valid for gate to source voltages that maintain constant mobility in the channel. In contrast, in saturation [i.e.,  $V_{ds} \geq (V_{gs} - V_t)$ ], the MOS device behaves like a current source, the current being almost independent of  $V_{ds}$ . This may be verified from Eq. (2.5c) since

$$\frac{dI_{ds}}{dV_{ds}} = \frac{d\left[\frac{\beta}{2} (V_{gs} - V_t)^2\right]}{dV_{ds}} = 0 \quad (2.16)$$

In practice, however, due to channel shortening (Eq. 2.9) and other effects, the drain-current characteristics have some slope. This slope defines the  $g_{ds}$  of the transistor. The output conductance can be decreased by lengthening the channel (i.e.,  $L$ ).

The transconductance  $g_m$  expresses the relationship between output cur-

rent,  $I_{ds}$ , and the input voltage,  $V_{gs}$ , and is defined by

$$g_m = \left. \frac{dI_{ds}}{dV_{gs}} \right|_{V_{ds} = \text{constant}} \quad (2.17)$$

It is used to measure the gain of an MOS device. In the linear region  $g_m$  is given by

$$g_m(\text{linear}) = \beta V_{ds} \quad (2.18)$$


and in the saturation region by

$$g_m(\text{sat}) = \beta (V_{gs} - V_t). \quad (2.19)$$

Since transconductance must have a positive value, the absolute value is used for voltages applied to p-type devices.

## 2.3 The Complementary CMOS Inverter—DC Characteristics

A complementary CMOS inverter is realized by the series connection of a p- and an n-device, as shown in Fig. 2.11. In order to derive the DC-transfer characteristics for the inverter (output voltage,  $V_{out}$ , as a function of the inverter,  $V_{in}$ ), we start with Table 2.1, which outlines various regions of operation for the n- and p-transistors. In this table,  $V_{tn}$  is the threshold voltage of the n-channel device, and  $V_{tp}$  is the threshold voltage of the p-channel



**FIGURE 2.11** A CMOS inverter (with substrate connections)

**TABLE 2.2** Relations Between Voltages for the Three Regions of Operation of a CMOS Inverter

	CUTOFF	NONSATURATED	SATURATED
p-device	$V_{gsp} > V_{tp}$	$V_{gsp} < V_{tp}$ $V_{in} < V_{tp} + V_{DD}$	$V_{gsp} < V_{tp}$ $V_{in} < V_{tp} + V_{DD}$
	$V_{in} > V_{tp} + V_{DD}$	$V_{dsp} > V_{gsp} - V_{tp}$ $V_{out} > V_{in} - V_{tp}$	$V_{dsp} < V_{gsp} - V_{tp}$ $V_{out} < V_{in} - V_{tp}$
n-device	$V_{gsn} < V_{tn}$	$V_{gsn} > V_{tn}$ $V_{in} > V_{tn}$	$V_{gsn} > V_{tn}$ $V_{in} > V_{tn}$
	$V_{in} < V_{tn}$	$V_{dsn} < V_{gs} - V_{tn}$ $V_{out} < V_{in} - V_{tn}$	$V_{dsn} > V_{gs} - V_{tn}$ $V_{out} > V_{in} - V_{tn}$

device. The objective is to find the variation in output voltage ( $V_{out}$ ) for changes in the input voltage ( $V_{in}$ ).

We begin with the graphical representation of the simple algebraic equations described by Eq. (2.5) for the two inverter transistors shown in Fig. 2.12(a).<sup>20</sup> The absolute value of the p-transistor drain current  $I_{dsp}$  inverts this characteristic. This allows the  $VI$  characteristics for the p-device to be reflected about the  $x$ -axis (Fig. 2.12b). This step is followed by taking the absolute value of the p-device,  $V_{dsp}$ , and superimposing the two characteristics yielding the resultant curves shown in Fig. 2.12(c). The input/output transfer curve may now be determined by the points of common  $V_{gs}$  intersection in Fig. 2.12(c). Thus, solving for  $V_{inn} = V_{inp}$  and  $I_{dsn} = I_{dsp}$  gives the desired transfer characteristics of a CMOS inverter as illustrated in Fig. 2.13. The switching point is typically designed to be 50 percent of the magnitude of the supply voltage:  $\approx V_{DD}/2$ . During transition, both transistors in the CMOS inverter are momentarily "ON," resulting in a short pulse of current drawn from the power supply. This is shown by the dotted line in Fig. 2.13.

The operation of the CMOS inverter can be divided into five regions (Fig. 2.13). The behavior of n- and p-devices in each of the regions may be found by using Table 2.2.

**Region A.** This region is defined by  $0 \leq V_{in} \leq V_{tn}$  in which the n-device is cut off ( $I_{dsn} = 0$ ), and the p-device is in the linear region. Since  $I_{dsn} = -I_{dsp}$ , the drain-to-source current  $I_{dsp}$  for the p-device is also zero. But for  $V_{dsp} = V_{out} - V_{DD}$ , with  $V_{dsp} = 0$ , the output voltage is

$$V_{out} = V_{DD} \quad (2.20)$$





FIGURE 2.12 Graphical derivation of CMOS inverter characteristic

**Region B.** This region is characterized by  $V_{tn} \leq V_{in} < V_{DD}/2$  in which the p-device is in its nonsaturated region ( $V_{ds} \neq 0$ ) while the n-device is in saturation. The equivalent circuit for the inverter in this region can be represented by a resistor for the p-transistor and a current source for the n-



**FIGURE 2.13** CMOS inverter DC transfer characteristic and operating regions

transistor as shown by Fig. 2.14(a). The saturation current  $I_{dsn}$  for the n-device is obtained by setting  $V_{gs} = V_{in}$ . This results in

$$I_{dsn} = \beta_n \frac{[V_{in} - V_{tn}]^2}{2} \tag{2.21}$$

where

$$\beta_n = \frac{\mu_n \epsilon}{t_{ox}} \left( \frac{W_n}{L_n} \right)$$


and

$V_{tn}$  = threshold voltage of n-device

$\mu_n$  = mobility of electrons

$W_n$  = channel width of n-device

$L_n$  = channel length of n-device.



**FIGURE 2.14** Equivalent circuits for operating regions of a CMOS inverter

The current for the p-device can be obtained by noting that

$$V_{gs} = (V_{in} - V_{DD})$$

and

$$V_{ds} = (V_{out} - V_{DD})$$

and therefore

$$I_{dsp} = -\beta_p \left[ (V_{in} - V_{DD} - V_{tp}) (V_{out} - V_{DD}) - \frac{(V_{out} - V_{DD})^2}{2} \right], \quad (2.22)$$

where

$$\beta_p = \frac{\mu_p \epsilon}{t_{ox}} \left( \frac{W_p}{L_p} \right)$$

and

$V_{tp}$  = threshold voltage of p-device

$\mu_p$  = mobility of holes

$W_p$  = channel width of p-device

$L_p$  = channel length of p-device.

Substituting

$$I_{dsp} = -I_{dsn}$$

the output voltage  $V_{out}$  can be expressed as

$$V_{out} = (V_{in} - V_{tp}) + \sqrt{(V_{in} - V_{tp})^2 - 2(V_{in} - \frac{V_{DD}}{2} - V_{tp})V_{DD} - \frac{\beta_n}{\beta_p}(V_{in} - V_{tn})^2} \quad (2.23)$$

**Region C.** In this region both the n- and p-devices are in saturation. This is represented by the schematic in Fig. 2.14(b) which shows two current sources in series.

The saturation currents for the two devices are given by

$$I_{dsp} = -\frac{\beta_p}{2} (V_{in} - V_{DD} - V_{tp})^2$$

$$I_{dsn} = \frac{\beta_n}{2} (V_{in} - V_{tn})^2$$

with

$$I_{dsp} = -I_{dsn}.$$

This yields

$$V_{in} = \frac{V_{DD} + V_{tp} + V_{in} \sqrt{\frac{\beta_n}{\beta_p}}}{1 + \sqrt{\frac{\beta_n}{\beta_p}}}. \quad (2.24)$$

By setting

$$\beta_n = \beta_p \text{ and } V_{tn} = -V_{tp},$$

we obtain

$$V_{in} = \frac{V_{DD}}{2}, \quad (2.25)$$

which implies that region *C* exists only for one value of  $V_{in}$ . The possible values of  $V_{out}$  in this region can be deduced as follows:

$$\text{n-channel: } V_{in} - V_{out} < V_{tn}$$

$$V_{out} > V_{in} - V_{tn}$$

$$\text{p-channel: } V_{in} - V_{out} > V_{tp}$$

$$V_{out} < V_{in} - V_{tp}.$$

Combining the two inequalities results in

$$V_{in} - V_{tn} < V_{out} < V_{in} - V_{tp}. \quad (2.26)$$

This indicates that with  $V_{in} = \frac{V_{DD}}{2}$ ,  $V_{out}$  varies within the range shown. Of course, we have assumed that an MOS device in saturation behaves like an ideal current source with drain-to-source current being independent of  $V_{ds}$ . In reality, as  $V_{ds}$  increases,  $I_{ds}$  also increases slightly; thus region *C* has a finite slope. The significant factor to be noted is that in region *C* we have two current sources in series, which is an "unstable" condition. Thus a small

input voltage has a large effect at the output. This makes the output transition very steep, which contrasts with the equivalent nMOS inverter characteristic. (See Section 2.4.) The relation defined by Eq. (2.24) is particularly useful since it provides the basis for defining the gate threshold  $V_{inv}$ , which corresponds to the state where  $V_{out} = V_{in}$ . This region also defines the “gain” of the CMOS inverter when used as a small signal amplifier.

**Region D.** This region is described by  $V_{DD}/2 < V_{in} \leq V_{DD} + V_{tp}$ . The p-device is in saturation while the n-device is operating in its nonsaturated region. This condition is represented by the equivalent circuit shown in Fig. 2.14(c). The two currents may be written as

$$I_{dsp} = -\frac{1}{2}\beta_p (V_{in} - V_{DD} - V_{tp})^2$$

and

$$I_{dsn} = \beta_n \left[ (V_{in} - V_{tn}) V_{out} - \frac{V_{out}^2}{2} \right]$$

with

$$I_{dsp} = -I_{dsn}.$$

The output voltage becomes

$$V_{out} = (V_{in} - V_{tn}) - \sqrt{(V_{in} - V_{tn})^2 - \frac{\beta_p}{\beta_n} (V_{in} - V_{DD} - V_{tp})^2} \quad (2.27)$$

**Region E.** This region is defined by the input condition  $V_{in} \geq V_{DD} - V_{tp}$ , in which the p-device is cut off ( $I_{dsp} = 0$ ), and the n-device is in the linear mode. Here,  $V_{gsp} = V_{in} - V_{DD}$ , which is more positive than  $V_{tp}$ . The output in this region is

$$V_{out} = 0. \quad (2.28)$$


From the transfer curve of Fig. 2.13, it may be seen that the transition between the two states is very steep. This characteristic is very desirable because the noise immunity is maximized. This is covered in more detail in Section 2.3.2. For convenience, the characteristics associated with the five regions are summarized in Table 2.3.

**TABLE 2.3 Summary of CMOS Inverter Operation**

REGION	CONDITION	p-device	n-device	OUTPUT
A	$0 \leq V_{in} < V_m$	nonsaturated	cutoff	$V_{out} = V_{DD}$
B	$V_m \leq V_{in} < \frac{V_{DD}}{2}$	nonsaturated	saturated	Eq. (2.23)
C	$V_{in} = \frac{V_{DD}}{2}$	saturated	saturated	$V_{out} \neq f(V_{in})$
D	$\frac{V_{DD}}{2} < V_{in} \leq V_{DD} -  V_{tp} $	saturated	nonsaturated	Eq. (2.27)
E	$V_{in} > V_{DD} -  V_{tp} $	cutoff	nonsaturated	$V_{out} = V_{SS}$

### 2.3.1 $\beta_n/\beta_p$ Ratio

In order to explore the variations of the transfer characteristic as a function of  $\beta_n/\beta_p$ , the transfer curve for several values of  $\beta_n/\beta_p$  are plotted in Fig. 2.15(a). Here, we note the gate-threshold voltage,  $V_{inv}$ , where  $V_{in} = V_{out}$  is



**FIGURE 2.15** Influence of  $\frac{\beta_n}{\beta_p}$  on inverter DC transfer characteristic

dependent on  $\beta_n/\beta_p$ . Thus, for a given process, if we want to change  $\beta_n/\beta_p$ , we need to change the channel dimensions, i.e., channel-length  $L$  and channel-width  $W$ . From Fig. 2.15(a) it can be seen that as the ratio  $\beta_n/\beta_p$  is decreased, the transition region shifts from left to right; however, the output voltage transition remains sharp (compare to the inverter responses in Figures 2.19, 2.21, 2.23, and 2.24). For the CMOS inverter a ratio of

$$\frac{\beta_n}{\beta_p} = 1 \quad (2.29)$$

may be desirable since it allows a capacitive load to charge and discharge in equal times by providing equal current-source and -sink capabilities. This will be discussed further in Chapter 4. For interest, the inverter transfer curve is also plotted (Figure 2.15b) for  $W_n/W_p$  (the width of the n- and p-transistors). This shows a relative shift to the left compared with the  $\beta$  ratioed case because the p-device has inherently lower gain.

Temperature also has an effect on the transfer characteristic of an inverter.<sup>21</sup> As the temperature of an MOS device is increased, the effective carrier mobility,  $\mu$ , decreases. This results in a decrease in  $\beta$ , which is related to temperature  $T$  by

$$\beta \propto T^{-1.5} \quad (2.30)$$

Therefore

$$I_{ds} \propto T^{-1.5} \quad (2.31)$$

Since the voltage transfer characteristics depend on the ratio  $\beta_n/\beta_p$ , and the mobility of both holes and electrons are similarly affected, this ratio is independent of temperature to a good approximation. Both  $V_{tn}$  and  $V_{tp}$  decrease slightly as temperature increases, and the extent of region A is reduced while the extent of region E increases. Thus the overall transfer characteristics of Fig. 2.15 shift to the left as temperature increases. Based on the figures given earlier, if the temperature rises by 50°C, the thresholds drop by 200mV each. This would cause a .2 V shift in the input threshold of the inverter (although due to the idealized model, less shift is seen in practice).

### 2.3.2 Noise Margin

Noise margin is a parameter closely related to the input-output voltage characteristics. This parameter allows us to determine the allowable noise voltage on the input of a gate so that the output will not be affected. The

specification most commonly used to specify noise margin (or noise immunity) is in terms of two parameters—the *LOW* noise margin,  $NM_L$ , and the *HIGH* noise margin,  $NM_H$ . With reference to Fig. 2.16,  $NM_L$  is defined as the difference in magnitude between the maximum *LOW* output voltage of the driving gate and the maximum input *LOW* voltage recognized by the driven gate. Thus

$$NM_L = |V_{ILmax} - V_{OLmax}| \quad (2.32)$$

The value of  $NM_H$  is the difference in magnitude between the minimum *HIGH* output voltage of the driving gate and the minimum input *HIGH* voltage recognized by the receiving gate. Thus


$$NM_H = |V_{OHmin} - V_{IHmin}| \quad (2.33)$$

where

- $V_{IHmin}$  = minimum *HIGH* input voltage
- $V_{ILmax}$  = maximum *LOW* input voltage
- $V_{OHmin}$  = minimum *HIGH* output voltage
- $V_{OLmax}$  = maximum *LOW* output voltage.

These definitions are illustrated in Fig. 2.16.

Generally, it is desirable to have  $V_{IH} = V_{IL}$  and for this to be a value that is midway in the “logic swing,”  $V_{OL}$  to  $V_{OH}$ . This implies that the transfer characteristic should switch abruptly; that is, there should be high gain in the



**FIGURE 2.16** Noise margin definitions




FIGURE 2.17 CMOS inverter noise margins

transition region. For the purpose of calculating noise margins, the transfer characteristic of a typical inverter and the definition of voltage levels  $V_{IL}$ ,  $V_{OL}$ ,  $V_{IH}$ ,  $V_{OH}$  are shown in Fig. 2.17. To determine  $V_{IL}$ , we note that the inverter is in region B of operation, where the p-device is in its linear region while the n-device is in saturation. The  $V_{IL}$  is found by determining the unity gain point in the inverter transfer characteristic where the output transitions from  $V_{OH}$ . Similarly,  $V_{IH}$  is found by using the unity gain point at the  $V_{OL}$  end of the characteristic. For the inverter shown the  $NM_L$  is 2.3 volts while the  $NM_H$  is 1.7 volts.<sup>22</sup>


Note that if either  $NM_L$  or  $NM_H$  for a gate are reduced ( $\approx 0.1 V_{DD}$ ), then the gate may be susceptible to switching noise that may be present on the inputs. Apart from considering a single gate, one must consider the net effect of noise sources and noise margins on cascaded gates in assessing the overall noise immunity of a particular system. This is the reason to keep track of noise margins. Quite often noise margins are compromised to improve speed. Circuit examples later in this book will illustrate this trade-off.

### 2.3.3 The CMOS Inverter As an Amplifier

It should be noted that the CMOS inverter when used as a logic element is in reality an analog amplifier operated under saturating conditions. In region C in Fig. 2.14, the CMOS inverter acts as an inverting linear amplifier with a characteristic of

$$V_{out} = -AV_{in} \quad (2.34)$$

where  $A$  is the stage gain.



**FIGURE 2.18** The CMOS inverter as an amplifier

This region may be further examined with a circuit simulator by using the circuit shown in Fig. 2.18, with a high-value resistor between input and output ( $10M\ \Omega$ ). The input is DC isolated using a capacitor. The gain of this amplifier is estimated by using the small-signal model of the amplifier shown in Fig. 2.10. This circuit is valid for small signals around the linear operating point of the amplifier. The gain is approximately given by

$$\begin{aligned} A &= g_{mtotal} R_{dseffective} \\ &= (g_{mn} + g_{mp})(r_{dsn} \parallel r_{dsp}) \\ &= g_m r_{ds} \text{ (if } g_{mn} = g_{mp} \text{ and } r_{dsn} = r_{dsp}) \end{aligned} \quad (2.35)$$

This gain is very dependent on the process and transistors used in the circuit but can be in the range from 100 to over 1000. The gain is enhanced by lengthening the transistors to improve the  $r_{ds}$  values. This improvement comes at the expense of speed and bandwidth of the amplifier.

## 2.4 Static Load MOS Inverters

Apart from the CMOS inverter, there are many other forms of MOS inverter that may be used to build logic gates. Figure 2.19(a) shows a generic nMOS inverter that uses either a resistive load or a constant current source. For the resistor case, if we superimpose the resistor-load line on the VI characteristics of the pull-down transistor (Fig. 2.19b), we can see that at a  $V_{gs}$  of 5 volts, the output is some small  $V_{ds}$  ( $V_{OL}$ ) (Fig. 2.19c). When  $V_{gs} = 0$  volts,  $V_{ds}$  rises to 5 volts. As the resistor is made larger, the  $V_{OL}$  decreases and the current flowing when the inverter is turned on decreases. Correspondingly, as the load resistor is decreased in value, the  $V_{OL}$  rises and the on current rises. Selection of the resistor value would seek a compromise between  $V_{OL}$ , the current drawn and the pull-up speed, which vary with the value of the load resistor.

The resistor- and current-source-load inverters shown in Fig. 2.19 are normally implemented using transistors in CMOS processes. In some memory processes, resistors are implemented using highly resistive undoped polysilicon. When transistors are used the inverter is called a saturated load inverter if the load transistor is operated in saturation as a constant current source. If the load transistor is biased for use as a resistor, then it is called an unsaturated load inverter.

In this section we will examine a number of static load inverters that one can implement in CMOS processes. Usually the reason for doing this is to reduce the number of transistors used for a gate to improve density and/or to lower dynamic power consumption.





Figure 2.19 A generic static load inverter

### 2.4.1 The Pseudo-nMOS Inverter

Figure 2.20(a) shows an inverter that uses a p-device pull-up or load that has its gate permanently grounded. An n-device pull-down or driver is driven with the input signal. This is roughly equivalent to the use of a depletion load in nMOS technology (which preceded CMOS technology as a major systems technology) and is thus called “pseudo-nMOS.” This circuit is used in a variety of CMOS logic circuits. Similar to the complementary inverter, a graphical solution to the transfer characteristic is shown in Fig. 2.20(b) for various sized p-devices for a particular CMOS process. This shows that the ratio of  $\beta_n/\beta_p$  affects the shape of the transfer characteristic and the  $V_{OL}$  of the inverter (shown in Fig. 2.20c). Figure 2.20(d) shows that when the driver is turned on, a constant DC current flows in the circuit. This is to be contrasted with the CMOS inverter in which no DC current flows when the input is either the terminal high or low state. The importance of whether DC current flows, and hence whether one can use the pseudo-nMOS inverter, depends on the application. CMOS watch circuits rely on the fact that when the circuit is not switching, no current is drawn from the small battery that powers



**FIGURE 2.20** The pseudo-nMOS inverter and DC transfer characteristics

the watch. In this application, having circuits that consumed DC current would not be advisable. Similarly in circuits which required a power-down mode (as in palmtop or portable computers) one might not want such circuits. Finally, the fact that CMOS complementary circuits do not draw DC current has led some semiconductor manufacturers to have a gross test of CMOS chips that tests the DC current of a chip (IDDQ testing—see Chapter 7). If there is DC current, they assume there is some fault internally and have to do no more testing of that die. Notwithstanding these applications where pseudo-nMOS gates are not applicable, they do find wide application in high-speed circuits and circuits that require large fan-in NOR gates. Even in DC power critical applications, the pseudo-nMOS gate may be used by selectively grounding the gate of the p-device pull-up transistor. (*Note:* The output voltage of a pseudo-nMOS inverter with both driver and load transistors turned off will depend on the subthreshold characteristics of the transistors. This should be rigorously simulated if contemplated, or the output should be clamped to a known voltage.)

For the circuit shown in Fig. 2.20 the current in the n driver transistor is given by

$$I_{dsn} = \frac{\beta_n}{2} (V_{inv} - V_{tn})^2 \quad (V_{out} > V_{in} - V_{tn}).$$

The p-device  $I_{ds}$  with  $V_{gsp} = -V_{DD}$  is

$$I_{dsp} = \beta_p \left[ (-V_{DD} - V_{tp}) (V_{out} - V_{DD}) - \frac{(V_{out} - V_{DD})^2}{2} \right].$$

Equating the two currents we obtain

$$\frac{\beta_n}{2} (V_{in} - V_{tn})^2 = \beta_p \left[ (-V_{DD} - V_{tp}) (V_{out} - V_{DD}) - \frac{(V_{out} - V_{DD})^2}{2} \right]$$

Solving for  $V_{out}$

$$V_{out} = -V_{tp} + \sqrt{(V_{DD} + V_{tp})^2 - C} \quad (2.36)$$

$$\text{where } C = k (V_{in} - V_{tn})^2$$

$$\text{and } k = \frac{\beta_n}{\beta_p}$$

also

$$\frac{\beta_n}{\beta_p} = \frac{(V_{DD} + V_{tp})^2 - (V_{out} + V_{tp})^2}{(V_{in} - V_{tn})^2} \quad (2.37)$$

Figure 2.21(a) shows two cascaded pseudo-nMOS inverters. For equal noise margins, the gate-threshold voltage  $V_{inv}$  might be set to approximately  $0.5V_{DD}$ . (Another criteria might set  $V_{inv}$  to be halfway between  $V_{IL}$  and  $V_{IH}$ .) At this operating point, the n-device (pull-down) is in saturation ( $0 < V_{gsn} - V_{tn} < V_{dsn}$ ), and the p-device (pull-up) is in the linear mode of operation ( $0 < V_{dsp} < V_{gsp} - V_{tp}$ ).

With  $V_{inv} = 0.5V_{DD}$ ,  $V_{tn} = |V_{tp}| = 0.2V_{DD}$ ,  $V_{DD} = 5$  volts, the following result is obtained

$$\frac{\beta_n}{\beta_p} = 6$$

Recalling that the technology and geometry contributions to  $\beta$ , the ratio of widths of the n-device to the p-device might range between approximately 3/1 for  $\mu_n/\mu_p = 2$  and 2/1 where  $\mu_n/\mu_p = 3$ . Figure 2.21(b) shows some typical transfer characteristics for varying  $\beta_n/\beta_p$  ratios. The noise margins are as follows:

$\beta_n/\beta_p$	$V_{IL}$	$V_{IH}$	$V_{OL}$	$V_{OH}$	$NM_L$	$NM_H$
2	3.4	4.5	1.4	5	2.0	0.5
4	1.8	3.3	0.6	5	1.2	1.7
6	1.4	2.8	0.35	5	1.05	2.2
8	1.1	2.4	0.24	5	0.86	2.6
100	0.5	1.1	0.00	5	0.5	3.9




FIGURE 2.21 Cascaded pseudo-nMOS inverters

From this one can see that the low noise margin is considerably worse than the high noise margin. The overall noise margin of a pseudo-nMOS circuit can be enhanced considerably by following such a stage with a CMOS stage ( $\beta_n/\beta_p = 1$ ). In this case for  $\beta_n/\beta_p = 6$ ,

$V_{IL}$	$V_{IH}$	$V_{OL}$	$V_{OH}$	$NM_L$	$NM_H$
2.3	3.3	.35	5	1.95	1.7

This inverter finds widespread use in circuits where an “n-rich” circuit is required and the power dissipation can be tolerated. Typical uses include static ROMs and PLAs. Note that the circuit could use n-load devices and p-active pull-ups, if this were of advantage.

Rather than operate the p-transistor in the linear region it is possible to operate it as a constant current source (saturated load). Figure 2.22(a) shows an inverter with a p-transistor biased to be a constant current source ( $V_{out} >$




FIGURE 2.22 Constant current source load pseudo-nMOS inverter

$V_{gs} - V_{tp}$ ). The constant current p load allows the inverter characteristics to be set to compensate for process changes (see also Fig. 5.27). Figure 2.22(b) shows transfer characteristics for a variety of n-transistor widths. (See also Section 5.4.3.)

### 2.4.2 Saturated Load Inverters

Figure 2.23(a) shows an inverter using an nMOS transistor load. This type of inverter was used in nMOS technologies prior to the availability of nMOS depletion loads and in pMOS technologies prior to the availability of nMOS technologies. It is included here for completeness. The high level is an n threshold down from  $V_{DD}$  (but remember that the threshold is modified by




FIGURE 2.23 Saturated load inverter

the body effect because the source of the n-load transistor is above  $V_{SS}$ ). Figure 2.23(b) shows the transfer characteristics for a variety of pull-up to pull-down ratios. For  $k = 4$   $V_{OL} = .24$  volts,  $V_{IH} = 2.2$  volts,  $V_{OH} = 3.8$  volts and  $V_{IL} = .56$  volts. Thus the low noise margin is .32 volts and the high noise margin is 1.6 volts for cascaded circuits. The small low noise margin would make this inverter nonoptimal as a conventional logic circuit. However, it might be used in isolated circumstances where p-transistors were not wanted (for instance, in some I/O structures).

### 2.4.3 More Saturated Load Inverters

A number of other “pseudo-nMOS” inverter configurations are possible. Figure 2.24(a) shows a p load with its gate connected to the output. The transfer characteristic is shown in Fig. 2.24(b) for a number of pull-up/pull-down ratios. The output rises to a p threshold down from  $V_{DD}$ . In addition as the output voltage approaches  $V_{DD} - |V_{tp}|$ , the  $V_{ds}$  across the pull-up is reduced, thus decreasing the current flowing in the pull-up, which has a detrimental effect on the pull-up speed. While  $V_{out} > V_{in} - V_{tn}$  (i.e., for small  $V_{in}$  values), the driver transistor is in saturation

$$I_{dsdriver} = \frac{\beta_{driver}}{2} (V_{in} - V_{tn})^2. \quad (2.38)$$

Similarly the load device  $I_{ds}$  is permanently in the saturated or cutoff region

$$I_{dsload} = \frac{\beta_{load}}{2} (V_{out} - V_{DD} - V_{tp})^2. \quad (2.39)$$




FIGURE 2.24 Saturated load inverter

Equating the two currents we obtain

$$\frac{\beta_{driver}}{2} (V_{in} - V_{tn})^2 = \frac{\beta_{load}}{2} (V_{out} - V_{DD} - V_{tp})^2.$$

Upon rearrangement,

$$V_{out} = V_{DD} + V_{tp} + \sqrt{k} (V_{in} - V_{tn}) \tag{2.40}$$

where  $k = \frac{\beta_{driver}}{\beta_{load}}$ .

This effectively gives the  $V_{OH}$  value ( $V_{in} = V_{tn}$ ). Similar calculations can yield the  $V_{OL}$ . From Fig. 2.24(b), for  $k = 4$   $V_{OL} = .24$  volts,  $V_{IH} = 2.1$  volts,  $V_{OH} = 4.4$  volts, and  $V_{IL} = .5$  volts. Thus the low noise margin is .26 volts and the high noise margin is 2.3 volts. The small low-noise-margin makes this inverter unsuitable for cascaded logic use, but it is of use in other circumstances and forms the basis for the differential pair inverter, which we will examine subsequently.

Finally, Fig. 2.25 shows an nMOS depletion load inverter. This inverter relies on the existence of a depletion nMOS transistor to form the load device. That is, the threshold of the depletion transistor is negative. While this is relatively rare in CMOS processes, this inverter formed the basis for the generation of MOS technology that ushered in the VLSI era. By connecting the gate of the load to the output, a constant current load is formed. Unlike the inverter shown in Fig. 2.24, which uses a p-device as a constant current load, the output of this inverter can rise to a full  $V_{DD}$  level.




FIGURE 2.25 Depletion load inverter




FIGURE 2.26 Cascode inverter

### 2.4.4 The Cascode Inverter

The cascode inverter is shown in Fig. 2.26. It resembles a pseudo-nMOS inverter but with an n-transistor connected in series with the pull-down n-transistor. If the gate of the series transistor is held at a constant voltage,  $V_{bias}$ , the drain of the driver transistor ( $V_1$ ) will be held to an  $n$  threshold below  $V_{bias}$ . The output node,  $V_{out}$ , swings from  $V_{DD}$  to  $V_{SS}$ . The series transistor acts as a “common gate” amplifier and in effect isolates the  $V_1$  node from the  $V_{out}$  node and keeps the signal swing on  $V_1$  between  $V_{SS}$  and  $V_{bias} - V_{in}$ . This feature will be used in a logic family discussed in Chapter 5.

### 2.4.5 TTL Interface Inverter

One final CMOS inverter is shown in Fig. 2.27.<sup>23</sup> This is of use in interfacing to TTL logic systems. The series-p load basically feeds a conventional




FIGURE 2.27 TTL input inverter

CMOS inverter with a reduced  $V_{DD}$  supply. This changes the input threshold to suit a TTL output. ( $V_{IL} = 0.8V$   $V_{IH} = 2.0V$ ).

## 2.5 The Differential Inverter

All of the inverters that we have examined thus far have been singled-ended; that is, they have a single input signal and produce a single output signal. An inverter that uses two differential inputs and produces two differential outputs is shown in Fig. 2.28(a). Two n-transistors have their sources commoned and fed by a constant current source that is in turn connected to ground. The drains of each n-transistor are connected to resistor loads that are connected to the supply voltage.

If the input voltages  $V_{left}$  and  $V_{right}$  are set to the same voltage  $V_{quiescent}$ , then each transistor has a  $V_{gs}$  of  $V_{quiescent} - V_N$ , where  $V_N$  is the voltage across the constant current source. Thus the  $I_{ds}$  for each transistor is equal and the output voltages  $V_{out1}$  and  $V_{out2}$  are equal. If the voltages  $V_{left}$  and  $V_{right}$  are increased equally, then  $V_N$  rises to maintain the constant current through the current source. The output voltages,  $V_{out1}$  and  $V_{out2}$ , will stay at the same value. Applying this common signal to both inputs therefore results in no gain (ideally); this gain is referred to as the Common Mode Gain. If  $V_{left}$  is increased by  $\delta V$ , and  $V_{right}$  is decreased by  $\delta V$ , then the current in  $N_1$  will increase by  $\delta I$  and the current in  $N_2$  will decrease by  $\delta I$ .  $V_{out1}$  will decrease by  $\delta IR$  and  $V_{out2}$  will increase by  $\delta IR$ . Thus the differential gain from  $V_{left}$  to  $V_{out1}$  is

$$A_{diff} = -\frac{2\delta IR}{2\delta V} = -\frac{\delta IR}{\delta V}. \quad (2.41)$$

The term  $\delta I/\delta V$  may be recognized as the  $g_m$  of the driver transistor. Thus the gain is

$$A_{diff} = -g_m R. \quad (2.42)$$

This is called the Differential Gain because it resulted from applying a differential signal to the inputs. In practical circuits, ideal constant current sources are hard to find so the Common Mode Gain and Differential Gains vary from the ideal. The Common Mode Rejection Ratio (CMRR) is defined as

$$CMRR = \frac{\text{Differential Gain}}{\text{Common Mode Gain}}. \quad (2.43)$$

The value of the load resistor,  $R_{load}$ , is a tradeoff between gain (large  $R$ ) and bandwidth (low  $R$ ). Also, the value of the current source,  $I_{source}$ , represents a balance between power dissipation (low  $I$ , small power dissipation) and bandwidth (high  $I$ , low  $R$ , high bandwidth). As  $R_{load}$  is decreased for a given  $I_{source}$ , the minimum voltage at the output increases ( $V_{outmin} = V_{DD} - I_{source}R_{load}$ ). As  $R_{load}$  is increased,  $V_{outmin}$  increases usually until a point at which the current source ceases to act as such or some other bias condition prevents the amplifier from operating as such. The size of the driver transistor affects the gain. The larger the transistor the higher the gain, but the larger are the associated parasitic capacitances.

For instance, in the circuit shown a tail current of  $100\mu A$  is chosen. The quiescent conditions required are as follows:

$$\begin{aligned}
 V_{left} &= V_{right} = 2.5 \text{ volts} \\
 V_{out1} &= V_{out2} = 3.5 \text{ volts} \\
 \text{Thus } I_{source}R_{load} &= V_{DD} - 3.5 \\
 &= 1.5 \\
 R_{load} &= \frac{1.5}{50\mu A} \\
 &= 30K\Omega
 \end{aligned}$$

Figure 2.28(b) shows the I/O characteristic for the circuit shown in Fig. 2.28(a) for a number of transistor widths. As the transistor width is increased, the gain increases. In addition, as the transistor width is increased,




FIGURE 2.28 Basic differential amplifier

the  $V_N$  voltage rises as the required  $V_{gs}$  to establish the tail current decreases. At the quiescent point the driver transistors are in saturation, and for instance the  $\beta$  for the process is  $.124mA/V^2$  and  $V_{tn} = .7$  volts. Hence,

$$\begin{aligned} g_m &= \beta(V_{gs} - V_t) \\ &= .124 \times 20 \times (2.5 - 1.5 - .7) \\ &= .74mS \text{ (milliSiemens)} \end{aligned}$$

$$\begin{aligned} A &= g_m R_{load} \\ &= .74 \times 10^{-3} \times 30 \times 10^3 \\ &= 22.3. \end{aligned}$$

From the characteristics in Fig. 2.28(b)

$$A = 22.2,$$

which shows good correspondence.

In Fig. 2.28 we used an ideal current source for the differential pair. An MOS transistor may be used to provide a very good constant current source provided certain operating conditions are met. From the DC operating equations, we know that when a transistor is in the saturation region, the drain current to a first approximation is independent of drain-source voltage. We can improve the characteristics of the MOS constant current source by lengthening the device beyond the minimum dimensions allowed. This reduces the effect of channel-length modulation.

A CMOS differential pair with an nMOS current source and pMOS load resistors is shown in Fig. 2.29. A voltage  $V_{bias}$  sets the current in the current source. The constant current source will act as such provided that  $V_N > V_{bias} - V_{tn}$ . To keep  $V_{bias}$  low while providing a reasonable current requires the current source to have a large  $\beta$ .




FIGURE 2.29 CMOS differential amplifier

In the circuit,  $V_{bias}$  is set by what is termed a current mirror. If a current is forced in  $N_3$ , then an identical current will flow in transistor  $N_4$ . The reason for this is as follows. With the drain connected to the gate,  $N_3$  is in saturation. Forcing a current  $I_{s3}$  in  $N_3$  yields a  $V_{gs3}$  of

$$V_{gs3} = \sqrt{\frac{2I_{s3}}{\beta}} + V_t.$$

Now, because  $N_4$  has a  $V_{gs} = V_{gs1}$ ,


$$I_{s4} = \frac{\beta}{2} (V_{gs} - V_t)^2 = I_{s3}.$$

One may cascade current mirrors to provide a variety of current tracking arrangements. If a current multiplication is required, this may be achieved by appropriate ratioing of the current mirror transistors.


Figure 2.30(a) shows a differential amplifier that employs an active current-mirror load structure rather than resistive p-transistors. This structure forms the basis for many RAM sense amplifiers. In this application, the current source is often connected as an unsaturated device. In these circumstances, one has to ensure that the DC conditions are such that the amplifier operates correctly. The active p loads have to be able to source the total current developed by the current source n-transistor. A starting point is to make  $\beta_{N_3} = \beta_{P_1} = \beta_{P_2}$ . Figure 2.30(b) shows the amplifier characteristic for varying load device sizes. If the p-devices are too small, then when  $V_{left} = V_{DD}$ , the high value at  $V_{out}$  will be lower than possible because  $P_1$  will not be able to source all of the current from  $N_3$ . If  $P_1$  and  $P_2$  are made larger with respect to  $N_3$ , the low value of the amplifier increases, the gain of the amplifier decreases, and the transition region moves to the left as shown in Fig. 2.30(b). The gain is then determined by the  $g_m$  of  $N_1$  and the output conductance of  $P_2$  and  $N_2$ . Figure 2.30(c) and Fig. 2.30(d) show the I/O characteristics for the amplifier and the currents that flow in the current source and the two load devices. The small signal gain is given by<sup>24</sup>

$$A = \frac{g_{mn}}{g_o} \quad (2.44)$$


where  $g_{mn}$  is the  $g_m$  of the driver transistor and  $g_o$  is the combined output conductance of the p current load and the n-driver transistor. This is shown in Fig. 2.30(e) for various values of load- and driver-device sizes for a fixed current source. As the length of the devices is increased ( $r_{ds}$  increases), the gain of the amplifier increases. Increasing the width of the driver devices




(a)




(b)



(c)



(d)



(e)

FIGURE 2.30 Active load CMOS differential amplifier




FIGURE 2.31 Self-biased CMOS differential amplifier

does not have as marked an effect on the gain as the  $g_m = \beta(V_{gs} - V_t)$ . For instance if the  $\beta$  of the driver transistors is quadrupled, then the  $(V_{gs} - V_t)$  is halved and the  $g_m$  is only doubled.

A further CMOS differential amplifier is shown in Fig. 2.31.<sup>25</sup> It has twice the gain of the amplifier shown in Fig. 2.30 and has the advantage that it is self-biasing. This amplifier is of use in TTL-CMOS input buffers and comparators.

## 2.6 The Transmission Gate





FIGURE 2.32 Transistor connection for CMOS transmission gate

The transistor connection for a complementary switch or transmission gate is reviewed in Fig. 2.32. It consists of an n-channel transistor and a p-channel transistor with separate gate connections and common source and drain connections. The control signal is applied to the gate of the n-device, and its complement is applied to the gate of the p-device. The operation of the transmission gate can be best explained by considering the characteristics of both the n-device and p-device as pass transistors individually. We will address this by treating the charging and discharging of a capacitor via a transmission gate.

**nMOS Pass Transistor.** Referring to Fig. 2.33(a), the load capacitor  $C_{load}$  is initially discharged (i.e.,  $V_{out} = V_{SS}$ ). With  $S = 0$  ( $V_{SS}$ ) (i.e.,  $V_{gs} = 0$  volts),  $I_{ds} = 0$ , then  $V_{out} = V_{SS}$  irrespective of the state of the input  $V_{in}$ . When  $S = 1$  ( $V_{DD}$ ), and  $V_{in} = 1$ , the pass transistor begins to conduct and charges the load capacitor toward  $V_{DD}$ , i.e., initially  $V_{gs} = V_{DD}$ . Since initially  $V_{in}$  is at a



**FIGURE 2.33** nMOS and pMOS transistor operation in transmission gate

higher potential than  $V_{out}$ , the current flows through the device from left to right. As the output voltage approaches  $V_{DD} - V_{tn}$ , the n-device begins to turn off. Load capacitor,  $C_{load}$ , will remain charged when  $S$  is changed back to 0. Therefore the output voltage  $V_{out}$  remains at  $V_{DD} - V_{tn}(V_{dd})$ .  $V_{tn}(V_{dd})$  is the n-transistor body affected threshold with the source at  $V_{DD} - V_{tn}(V_{dd})$ . This implies that the transmission of logic one is degraded as it passes through the gate. With  $V_{in} = 0$ ,  $S = 1$ , and  $V_{out} = V_{DD} - V_{tn}(V_{dd})$ , the pass transistor begins to conduct and discharge the load capacitor toward  $V_{SS}$ , i.e.,  $V_{gs} = V_{DD}$ . Since initially  $V_{in}$  is at a lower potential than  $V_{out}$  the current flows through the device from right to left. As the output voltage approaches  $V_{SS}$ , the n-device current diminishes. Because  $V_{out}$  falls to  $V_{SS}$ , the transmission of a logic zero is not degraded.

**pMOS Pass Transistor.** Once again a similar approach can be taken in analyzing the operation of a pMOS pass transistor as shown in Fig. 2.33(b). With  $-S = 1$  ( $S = 0$ ),  $V_{in} = V_{DD}$ , and  $V_{out} = V_{SS}$ , the load capacitor  $C_{load}$  remains uncharged. When  $-S = 0$  ( $S = 1$ ), current begins to flow and charges the load capacitor toward  $V_{DD}$ . However, when  $V_{in} = V_{SS}$  and  $V_{out} = V_{DD}$ , the load capacitor discharges through the p-device until  $V_{out} = V_{tp}(V_{ss})$ , at which point the transistor ceases conducting. Thus transmission of a logic zero is somewhat degraded through the p-device.

The resultant behavior of the n-device and p-device are shown in Table 2.4. By combining the two characteristics we can construct a transmission gate that can transmit both a logic one and a logic zero without degradation. As can be deduced from the discussion so far, the operation of the transmission gate requires both the true and the complement version of the control signal.

**TABLE 2.4** Transmission Gate Characteristics

DEVICE	TRANSMISSION OF '1'	TRANSMISSION OF '0'
n	poor	good
p	good	poor

The overall behavior can be expressed as:

$$S = 0 (-S = 1); \begin{cases} \text{n-device = off} \\ \text{p-device = off} \\ V_{in} = V_{SS}, V_{out} = Z \\ V_{in} = V_{DD}, V_{out} = Z \end{cases} \quad (2.45)$$

where  $Z$  refers to a high impedance state and

$$S = 1 (-S = 0); \begin{cases} \text{n-device = on} \\ \text{p-device = on} \\ V_{in} = V_{SS}, V_{out} = V_{SS} \\ V_{in} = V_{DD}, V_{out} = V_{DD} \end{cases} \quad (2.46)$$

The transmission gate is a fundamental and ubiquitous component in MOS logic. It finds use as a multiplexing element, a logic structure, a latch element, and an analog switch. The transmission gate acts as a voltage controlled resistor connecting the input and the output.

Figure 2.34(a) shows a typical circuit configuration for a transmission gate in which the output is connected to a capacitor and the input to an inverter. The control input is shown turning the transmission gate on. That is, the gate of the n-channel transmission gate switch is changing from  $0 \rightarrow 1$  and the gate of the p-channel is changing from  $1 \rightarrow 0$ . First consider the case where the control input changes rapidly, the inverter input is low ( $V_{SS}$ ), the




FIGURE 2.34 Transmission gate output characteristic for control input changing

inverter output is high ( $V_{DD}$ ), and the capacitor on the transmission gate output is discharged ( $V_{SS}$ ). The currents that flow in this situation may be modeled by the circuit shown in Fig. 2.34(b) in which the input is held at  $V_{DD}$  and the output is ramped from  $V_{SS}$  to  $V_{DD}$ , while the currents in the pass transistors are monitored (in SPICE by using zero-volt voltage sources). In reality, the capacitor charge would be exponential, but a linear ramp serves to show what happens to the pass transistor currents. As  $V_{out}$  rises, the p-transistor current follows a constant  $V_{gs}$  of  $-5$  volts (Fig. 2.34c). That is, it starts out in saturation and transitions to the nonsaturated case when  $|V_{gsp} - V_{tp}| < |V_{dsp}|$ . The n-transistor is always in the saturated region as  $V_{dsn} = V_{gsn}$  and  $V_{gsn} - V_{tn} < V_{dsn}$ . When  $V_{out}$  reaches a  $V_{tn}$  below  $V_{DD}$ , the n-transistor turns off. Thus there are three regions of operation:


- Region A. n saturated, p saturated ( $V_{out} < |V_{tp}|$ )
- Region B. n saturated, p nonsaturated ( $|V_{tp}| < V_{out} < V_{DD} - V_{tn}$ )
- Region C. n off, p nonsaturated ( $V_{DD} - V_{tn} < V_{out}$ )

In region A, we can approximate the p-current as a constant current while the n-current varies quadratically with  $V_{out}$ . Hence the total current is roughly linear with  $V_{in}$ . In region B both currents yield a sum that varies almost linearly with  $V_{out}$ . Finally in region C the p-current varies linearly with  $V_{out}$ . Thus the transmission gate acts as a resistor, with contributions to its resistance from both n- and p-transistors. This can be seen in Fig. 2.34(c) ( $I_{dn5} + I_{dp5}$ ). Similar simulations may be carried out for  $V_{in} = V_{SS}$  and  $V_{out} = V_{DD} \rightarrow V_{SS}$ .

Another operation mode that the transmission gate encounters in lightly loaded circuits is where the output closely follows the input, such as shown in Fig. 2.35(a). Figure 2.35(b) shows a model of this while Fig. 2.35(c) shows the SPICE circuit used to model this condition including current monitoring voltage sources. Figure 2.35(d) shows the n- and p-pass transistor currents for  $V_{out} - V_{in} = -0.1$  volts. It can be seen that again there are three regions of operation:


- Region A. n nonsaturated, p off
- Region B. n nonsaturated, p nonsaturated
- Region C. n off, p nonsaturated

The total current decreases in magnitude as  $V_{in}$  increases until  $V_{in} = |V_{tp(\text{body-affected})}|$ . Here the p-transistor turns on and in this case slows the decrease of current. When  $V_{in} > V_{DD} - V_{tn(\text{body-affected})}$ , the current starts to increase in magnitude as the p current continues to increase while the n transistor is off. In this simulation the p and n gains were matched. For the region  $|V_{tp}| < V_{in} < V_{DD} - V_{tn}$ , the transmission gate will have a roughly constant resistance. The effect of having only one polarity transistor in the transmission gate is also seen. If only an n-transistor is used, the output will rise to an n threshold below  $V_{DD}$  as current stops flowing at this point. Similarly, with a single p-transistor, the output would fall to a p threshold above  $V_{SS}$ , as




**FIGURE 2.35** Transmission gate output characteristic for switched input changing

current stops flowing in the p-transistor at this point. Note also that as either the p or n current approaches zero, the speed of any circuit would be prejudiced. If the surrounding circuitry can deal with these imperfect high and low values, then single polarity transmission gates may be used. Figure 2.36 shows a plot of the transmission gate "on" resistance for the test circuit shown in Fig. 2.35(c).



**FIGURE 2.36** Resistance of a transmission gate for conditions in Figure 2.35



**FIGURE 2.37** Tristate inverter

## 2.7 The Tristate Inverter

By cascading a transmission gate with an inverter the tristate inverter shown in Fig. 2.37(a) is constructed. When  $C = 0$  and  $-C = 1$ , the output of the inverter is in a tristate condition (the  $Z$  output is not driven by the  $A$  input). When  $C = 1$  and  $-C = 0$ , the output  $Z$  is equal to the complement of  $A$ . The connection between the n- and p-driver transistors may be omitted (Fig. 2.37b) and the operation remains substantially the same (except for a small speed difference). Figure 2.37(c) shows the schematic icon that represents the tristate inverter. For the same size n- and p-devices, this inverter is approximately half the speed of the inverter shown in Fig. 2.11. This inverter will be discussed in more detail in Chapter 5, because it forms the basis for various types of clocked logic, latches, bus drivers, multiplexers, and I/O structures.

## 2.8 Bipolar Devices

Thus far we have treated the MOS transistor in isolation as the device of interest. However, there are other semiconductor devices that are fabricated either parasitically or deliberately in a CMOS process. In particular, the junction diode and the bipolar transistor will be examined. The former is of use primarily in digital circuits as a protection device in I/O structures. The latter may be constructed to improve the speed of CMOS in BiCMOS processes. Of concern to all CMOS designers, however, are the parasitic bipolar transistors constructed as a by-product of building the basic nMOS/ pMOS structures in CMOS. These can lead to a circuit debilitating condition known as latchup. This will be covered in detail in Chapter 3.

### 2.8.1 Diodes

The diode is the most basic of semiconductor devices and is created when a metal and a semiconductor or two semiconductors form a junction. When two

diffusions of opposite polarity form a junction, a junction diode is formed. When a metal and semiconductor merge either an ohmic contact is made or a Schottky diode is created. In most CMOS processes only ohmic contacts are formed where metal contacts diffusions.

For instance, in an nMOS (or pMOS) transistor, the source and drain terminals form np (or pn) junction diodes to the substrate (or well). The schematic symbol for a junction diode is shown in Fig. 2.38(a). The two terminals are designated the anode and cathode. The *VI* characteristics of a diode are shown in Fig. 2.38(b). The current in a diode is given by<sup>26</sup>

$$I = A_d I_s \left( e^{\frac{qV}{kmt}} - 1 \right) \tag{2.47}$$

where

$A_d$  = area of the diode

$I_s$  = the saturation current/unit area

$q$  = electronic charge

$k$  = Boltzmann's constant

$t$  = Temperature

$m$  = a constant between 1 and 2 to account for various nonlinearities

( $m \sim 2$  for pn junction diodes and  $m \sim 1.2$  for Schottky diodes).

There are a number of characteristics of interest. When a positive voltage is applied to the cathode with respect to the anode, electrons are attracted to the supply and holes are repelled, leading to a "reverse-biased" condition




FIGURE 2.38 Diode *VI* characteristics

in which a very small reverse current flows. This results in a depletion region similar to that in the MOS transistor when it is in the depletion regime before inversion. In the above equation the exponential term is reduced in importance and the current is approximated by ( $A_d = 1$ )

$$I_{reverse} = -I_s (\sim 1 \times 10^{-15} A) \quad (2.48)$$


This condition applies until the voltage exceeds the reverse breakdown voltage of the junction, at which point the current increases rapidly due to avalanche multiplication. This occurs when electrons accelerated by the high field across the junction impact silicon atoms, thereby producing electron-hole pairs. When a negative voltage is applied to the cathode, the diode becomes forward biased. The current is approximated by ( $A_d = 1$ )

$$I_{forward} = I_s e^{\frac{qV}{kmt}} \quad (2.49)$$

As Fig. 2.38(b) shows, the current rapidly increases when the cathode-anode voltage is less than  $-0.6$  volts. The  $x$  axis is reflected.

## 2.8.2 Bipolar Transistors

By building an NPN diffusion sandwich, as shown in Fig. 2.39(a), an NPN bipolar transistor may be constructed. Similarly a PNP transistor may be constructed by sandwiching an n diffusion between two p diffusions. The terminals of a bipolar transistor are called the collector, base, and emitter. The behavior of a transistor may be modeled (and is in the SPICE simulation program) by the structure shown in Fig. 2.39(b) for an NPN transistor. If  $V_{BE}$ , the base-emitter voltage, is set at around .7 volts and  $V_{CE}$  the collector-



**FIGURE 2.39** Structure and model of an NPN bipolar transistor.

the collector base diode is reverse biased. By using the Ebers-Moll model,<sup>27</sup> the collector current may be calculated as

$$I_C = I_s \left( e^{\frac{qV_{BE}}{mkt}} - 1 \right) \left( 1 + \frac{V_{CE}}{V_A} \right). \quad (2.50)$$

While the emitter current is given by

$$I_E = I_C \left( 1 + \frac{1}{\beta \left( 1 + \frac{V_{CE}}{V_A} \right)} \right) \quad (2.51)$$

where  $kT/q = .026$  (at 300°K)

$V_{CE}$  = the collector-emitter voltage

$V_{BE}$  = the base-emitter voltage

$m$  = a constant between 1 and 2

$V_A$  = the Early voltage (an approximation to allow for nonideal phenomena that result in finite output conductance)

$\beta$  = forward current gain

$I_s$  = the junction saturation current.

The forward current gain,  $\beta$ , (not to be confused with MOS  $\beta$ 's) typically ranges from 20–500.

The  $VI$  characteristics of a typical NPN transistor are shown in Fig. 2.40.

The basic design equations for use with digital bipolar circuits are described in association with the inverter shown in Fig. 2.41. Here, the collector of an NPN transistor is connected to a positive supply via resistor  $R_C$ . The base is connected via resistor  $R_b$  to an input voltage  $V_{in}$ . The base current  $I_b$  is given by

$$I_b = \frac{V_{in} - V_{be}}{R_b} \quad (2.52)$$

where  $V_{be}$  = the base emitter voltage (~0.7 volts)

and  $V_{in}$  = the input voltage.

The collector current is given by

$$I_c = \beta I_b$$




FIGURE 2.40 NPN transistor  $V_I$  characteristics

and hence the collector voltage is given by

$$V_{out} = V_{DD} - I_c R_c$$

$$V_{out} = V_{DD} - \beta \frac{V_{in} - V_{be}}{R_b} R_c$$

The gain,  $A$ , is given by

$$\frac{dV_{out}}{dV_{in}} = \frac{\beta R_c}{R_b} \tag{2.53}$$

An n-well CMOS process inherently has a PNP transistor that is created between the substrate (collector), well (base), and source/drain diffusions (emitter). This PNP transistor is not that useful except for application as a current reference. This transistor is a vertical PNP because the transistor is formed by the vertical stacking of junctions.




FIGURE 2.41 Inverter using an NPN transistor

Extra processing steps must be added to CMOS processes to build more useful NPN transistors. These steps result in what is termed a BiCMOS process (for Bipolar and CMOS). Similar to the case with p- and n-channel transistors in CMOS, NPN bipolar transistors have much higher gain and better high-frequency response than PNP transistors. Thus BiCMOS processes concentrate on adding a high-performance NPN transistor.

### 2.8.3 BiCMOS Inverters

The availability of an NPN transistor can markedly improve the output drive capability of a conventional CMOS inverter due to the high current gain of the NPN transistor.<sup>28,29</sup> Figure 2.42 shows one version of a BiCMOS inverter. When the input is low,  $P_1$  is turned on and supplies base current to  $NPN_1$  and sets the base voltage to  $V_{DD}$ .  $N_3$  is turned on and clamps the base of  $NPN_2$  to  $V_{SS}$ . Thus  $NPN_2$  is off and the output rises to a  $V_{be}$  below  $V_{DD}$ . When the input is high, the base of  $NPN_1$  is clamped to  $V_{SS}$  by  $N_1$  and  $N_2$  supplies the base current for  $NPN_2$ . The output falls to a small voltage above  $V_{SS}$ . This voltage is called  $V_{CEsat}$ , the collector emitter voltage with the transistor in saturation. This is due to the finite “on resistance” of the transistor and may be reduced by increasing  $I_b$ . It is normally in the range of 0.1 → 0.3 volts. Thus this inverter has an output swing between  $V_{DD} - V_{be}$  and  $V_{SS} + V_{CEsat}$ . The  $V_{be}$  drop causes DC dissipation in any following CMOS gates, a problem which is not improved as the supply voltage is reduced.

A second BiCMOS inverter is shown in Fig. 2.43. Transistors  $P_2$  and  $N_2$  are used as resistors to bias the NPN transistors. When the input is low,  $P_1$  feeds base current to  $NPN_1$  and  $P_2$  serves to pull the output high. The value of  $P_2$  is a compromise to achieve high speed pull-up without bypass of the base current to  $NPN_1$ . When the input is high,  $N_2$  feeds the base of  $NPN_2$





FIGURE 2.42 Basic BiCMOS inverter




**FIGURE 2.43** BiCMOS inverter using MOS transistors as resistors

while  $N_3$  serves to pull the output to  $V_{SS}$ . The primary advantage of this implementation is that the output falls to  $V_{SS}$  and rises to  $V_{DD}$ .

A third BiCMOS inverter is shown in Fig. 2.44. In this inverter a feedback inverter is added to control the “resistor” transistors. When the input is low and the output is high, the feedback inverter places a zero on  $P_2$  and  $N_2$ , thereby pulling the output high. When the input is high, the output becomes low and the feedback inverter places a high on  $N_2$  and  $P_2$ , which pulls the output low.

A final BiCMOS inverter is shown in Fig. 2.45<sup>30</sup> which only uses a pull-up NPN transistor. When the input is low,  $P_1$ ,  $P_2$ ,  $NPN_1$ , and the feedback inverter combine to pull the output high. When the input is high,  $N_3$  pulls the output low. This inverter is of particular use for 3.3 Volt supply circuits. The technique of using an nMOS transistor as the sole pull-down element can be used for the BiCMOS inverters shown in Figs. 2.42 and 2.43. Section 5.4.2 has an extended reference list of research on BiCMOS.



**FIGURE 2.44** BiCMOS inverter with feedback inverter.




FIGURE 2.45 BiCMOS inverter with nMOS pulldown

## 2.9 Summary

This chapter has examined the DC characteristics of MOS transistors, diodes, bipolar transistors and CMOS inverters. In addition the operation of the CMOS transmission gate was reviewed. Finally, the circuit configurations of some BiCMOS inverters were surveyed. The circuits treated in this chapter are the basis for the majority of logic and memory circuits used in CMOS digital system design. Ensuring their correct DC operation is the first step in constructing a correctly functioning circuit. The second step, satisfying temporal (or timing) constraints requires one to be able to estimate the speed of a circuit. This will be treated in Chapter 4.

## 2.10 Exercises

- Calculate the noise margin for the BiCMOS inverter shown in Fig. 2.42
  - BiCMOS  $\rightarrow$  CMOS ( $\beta_n = \beta_p$ ) and
  - BiCMOS  $\rightarrow$  pseudo-nMOS ( $\beta_n/\beta_p = 4$ ) ( $V_{be} = .7$  volts)
- Calculate the noise margin for a CMOS inverter operating at 3.3V with  $V_{in} = 0.7V$ ,  $V_{tp} = -0.7V$ ,  $\beta_p = \beta_n$ . What would you do to the transistor characteristics to improve the noise margin?
- Derive the  $V_{OH}$  and  $V_{OL}$  for the inverter shown in Fig. 2.23.
- Derive the VI equations that predict the  $V_{OL}$  for the inverter shown in Fig. 2.24.

5. Design an input buffer that may be used to interface with a TTL driver ( $V_{DD} = 5V$ ,  $V_{OL} = 0.8V$ ,  $V_{OH} = 2.0V$ ). Show full derivations of DC conditions.
6. Design a buffer that interfaces internal 3.3V logic to CMOS I/O logic operating at 5V.
7. Does the body effect of a process limit the number of transistors that can be placed in series in a CMOS gate at low frequencies?
8. Sometimes the substrate is connected to a voltage called the substrate bias to alter the threshold of the n-transistors. If the threshold of an n-transistor is to be raised, explain to what polarity the voltage substrate would be connected. Draw a circuit diagram showing  $V_{DD}$ ,  $V_{SS}$ , and substrate supplies connected to an inverter.
9. Under what voltage conditions is a p-transistor with a source connected to  $V_{DD} = 5V$  ( $V_{tp} = -0.7V$ ) a good current source?
10. Using switched current mirrors, show how you would construct a current sourced digital to analog (D/A) converter with eight distinct current level outputs.
11. Calculate the threshold implant necessary to increase the threshold voltage to 0.6V for the example in Section 2.1.3.1.
12. For the values given in Section 2.2.2.7 ( $L_{eff} = 0.6 \mu\text{m}$ ,  $V_{tn} = 0.6V$ ) calculate the worst case substrate current as a percentage of  $I_{ds}$  for a 2-input NAND gate operated at 5V and 3.3V.

## 2.11 Appendix—SPICE Level 3 Model

The following is a summary of the Level 3 MOS model parameters used in the HSPICE program from Meta-Software, Inc. These parameters are consistent with most SPICE implementations that are widely available. The following is reproduced in large part from the HSPICE User's Manual with the kind permission of Meta-Software. This model uses empirical values determined from processed test devices as a basis for the model equations. The basic model parameters—*LEVEL*, *COX*, *KAPPA*, *KP*, *TOX*, and *VMAX*—are reviewed in Table 2.5 in terms of a 0.5 – 1 $\mu$  n-well process. (*Note:* These values should be used only as a guide—check with your CMOS manufacturer for accurate model parameters.)

The Level 3 model parameters for modeling the effective width and length are given in Table 2.6.

The Level 3 model also uses some parameters that vary the threshold voltage. These are as given in Table 2.7.

The parameters related to mobility are given in Table 2.8.

**TABLE 2.5 Basic Model Parameters**

NAME	UNITS	TYPICAL $1\mu m$ CMOS VALUE	DESCRIPTION
<i>LEVEL</i>		3.0	DC model selector.
<i>COX</i>	$F/m^2$	$35 - 17E-4$ ( $100 - 200 \text{ \AA}$ )	The oxide capacitance per unit gate area. If <i>COX</i> is not specified, then it will be calculated from <i>TOX</i> .
<i>KAPPA</i>	$1/V$	0.01 - .02	Saturation field factor, used in channel-length modulation equation.
<i>KP</i>	$amp/V^2$	$2.0E-5$	The intrinsic transconductance parameter. If not specified, then <i>KP</i> is calculated as $KP = UO \cdot COX$ .
<i>TOX</i>	$m$	$1 - 2E-8$	Gate oxide thickness.
<i>VMAX</i>	$m/s$	$1.5 - 2E5$	Maximum drift velocity of carriers; 0.0 indicates an infinite value.

**TABLE 2.6 Effective Width and Length Parameters**

NAME	UNITS	TYPICAL $1\mu m$ CMOS VALUE	DESCRIPTION
<i>DEL</i>	$m$	0.0	Channel-length reduction on each side.
<i>LD</i>	$m$	$.01 - .1E-6$	Lateral diffusion into channel from source and drain diffusion. If <i>LD</i> is unspecified, but <i>XJ</i> is specified, then $LD = 0.75 XJ$ .
<i>LREF</i>	$m$	0.0	Channel-length reference.
<i>LMLT</i>	$m$	1.0	Length shrink factor.
<i>WD</i>	$m$	$.05 - .1E-6$	Lateral diffusion into channel from bulk along width.
<i>WMLT</i>		0.0	Diffusion layer and width shrink factor.
<i>WREF</i>	$m$	1.0	Channel-width reference.
<i>XJ</i>	$m$	$.1 - .7E-6$	Metallurgical junction depth.
<i>XL</i>	$m$	0.0	Accounts for masking and etching effects.
<i>XW</i>	$m$	0.0	Accounts for masking and etching effects.

**TABLE 2.7 Threshold Voltage Parameters**

NAME	UNITS	TYPICAL 1 $\mu$ m CMOS VALUE	DESCRIPTION
<i>DELTA</i>		1.0 – 1.5	Narrow width factor for determining threshold.
<i>ETA</i>		.05 – .15	Static feedback factor for adjusting threshold.
<i>GAMMA</i>	V <sup>0.5</sup>	.2 – .6	Body effect factor. If <i>GAMMA</i> is not specified it is calculated from $GAMMA = \frac{\sqrt{2q\epsilon_{Si}NSUB}}{COX}$
<i>ND</i>	1/V	1.0	Drain subthreshold factor.
<i>NO</i>		1.0	Gate subthreshold factor.
<i>LND</i>	$\mu$ m/V	0.0	<i>ND</i> length sensitivity.
<i>LNO</i>	$\mu$ m	0.0	<i>NO</i> length sensitivity.
<i>NFS</i>	cm <sup>-2</sup> V <sup>-1</sup>	7.5E11	Fast surface state density.
<i>NSUB</i>	cm <sup>-3</sup>	2E16	Bulk surface doping. If not specified, calculated from <i>GAMMA</i> .
<i>PHI</i>	V	.74	Surface inversion potential. If not specified it is calculated from <i>NSUB</i> as $PHI = 2\frac{kT}{q} \ln\left(\frac{NSUB}{Ni}\right).$
<i>VTO</i>	V	0.5 → 0.7 (N) -0.5 → -0.7 (P)	Zero-bias threshold voltage. If not specified it will be calculated from other parameters.
<i>WIC</i>		0.0	Subthreshold model selector.
<i>WND</i>	$\mu$ m/V	0.0	<i>ND</i> width sensitivity.
<i>WNO</i>	$\mu$ m	0.0	<i>NO</i> width sensitivity.

**TABLE 2.8 Mobility Parameters**

NAME	UNITS	TYPICAL 1 $\mu$ m CMOS VALUE	DESCRIPTION
<i>THETA</i>	1/V	0.05 – 0.15	Mobility degradation factor.
<i>UO</i>	cm <sup>2</sup> /V.s	600 (N) 250 (P)	Low field bulk mobility.

The drain current is calculated as follows in the Level 3 model.

Cutoff Region  $V_{gs} \leq V_t$

$$i_{ds} = 0$$

On region,  $V_{gs} > V_t$

$$i_{ds} = \beta \left( V_{gs} - V_t - \frac{(1+fb)}{2} V_{de} \right) V_{de}$$

where

$$\begin{aligned} \beta &= KP \frac{w_{eff}}{l_{eff}} \\ &= u_{eff} COX \frac{w_{eff}}{l_{eff}} \end{aligned}$$

$$V_{de} = \min(V_{ds}, V_{dsat})$$

and

$$fb = fn + \frac{GAMMA fs}{4\sqrt{PHI + V_{sb}}} \quad \text{(The 4 in this equation should be 2 but HSPICE emulates the original SPICE program and uses 2.)}$$

The narrow width effect is included through the  $fn$  parameter,

$$fn = \frac{DELTA}{w_{eff}}$$

The term  $fs$  expresses the effect of the short channel and is determined as

$$fs = 1 - \frac{XJ_{scaled}}{l_{eff}} \left\{ \frac{LD_{scaled} + wc}{XJ_{scaled}} \sqrt{1 - \left( \frac{wp}{XJ_{scaled} + wp} \right)^2} - \frac{LD_{scaled}}{XJ_{scaled}} \right\}$$

$$wp = xd \sqrt{(PHI + V_{sb})}$$

$$xd = \sqrt{\frac{2\epsilon_{Si}}{qNSUB}}$$

$wc =$

$$XJ_{scaled} \left[ 0.0831353 + 0.8013929 \left( \frac{wp}{XJ_{scaled}} \right) - 0.0111077 \left( \frac{wp}{XJ_{scaled}} \right)^2 \right]$$

$$XJ_{scaled} = XJ \cdot SCALM$$

$$LD_{scaled} = LD \cdot SCALM.$$

*SCALM* is a global scaling factor applied to all MOS models in a given HSPICE run. The effective channel length and width in the Level 3 model is determined as follows:

$$l_{eff} = L_{scaled}LMLT + XL_{scaled} - 2(LD_{scaled} + DEL_{scaled})$$

where

$$L_{scaled} = L \cdot SCALM$$

$$XL_{scaled} = XL \cdot SCALM$$

$$DEL_{scaled} = DEL \cdot SCALM$$

*LMLT* is a scaling factor applied on a model by model basis.

$$w_{eff} = M(W_{scaled}WMLT + XW_{scaled} - 2WD_{scaled})$$

where

$$W_{scaled} = W \cdot SCALM$$

$$XW_{scaled} = XW \cdot SCALM$$

$$WD_{scaled} = WD \cdot SCALM$$

*M* is a parameter that allows for multiple parallel devices. The default value is 1.

$$LREF_{scaled} = LREF_{scaled}LMLT + XL_{scaled} - 2(LD_{scaled} + DEL_{scaled})$$

$$WREF_{scaled} = M(WREF_{scaled}MLT + XW_{scaled} - 2WD_{scaled})$$

Similar to *LMLT*, *WMLT* is a model scaling factor.

The threshold voltage is calculated as follows:

$$V_{th} = V_{bi} - \frac{8.14 \times 10^{-22}}{COXl_{eff}^3} V_{ds} + GAMMAfs \sqrt{PHI + V_{sb}} + fn(PHI + V_{sb})$$

with

$$V_{bi} = V_{fb} + PHI$$

or

$$V_{bi} = VTO - GAMMA \sqrt{PHI}$$

The saturation voltage  $V_{dsat}$  is calculated as

$$V_{dsat} = \frac{V_{gs} - V_{th}}{1 + fb}$$

$$V_{dsat} = V_{sat} + V_c - \sqrt{V_{sat}^2 + V_c^2}$$

where

$$V_c = \frac{VMAX l_{eff}}{u_s}$$

If the model parameter  $VMAX$  is not specified, then

$$V_{dsat} = V_{sat}$$

The parameter  $\mu_s$  is the normal field mobility. It is calculated as

$$u_s = \frac{UO}{1 + THETA (V_{gs} - V_{th})} \quad V_{gs} > V_{th}$$

The degradation of mobility due to the lateral field and the carrier velocity saturation is determined if  $VMAX$  is specified.

$$u_{eff} = \frac{u_s}{1 + \frac{V_{de}}{V_c}}$$

The effects of channel length modulation are calculated as follows:

$$\Delta l = xd \sqrt{KAPPA \cdot (V_{ds} - V_{dsat})} \quad VMAX = 0$$

$$\Delta l = \frac{ep \cdot xd^2}{2} + \sqrt{\left(\frac{ep \cdot xd^2}{2}\right)^2 + KAPPA xd^2 (V_{ds} - V_{dsat})}$$

where  $ep$  is the lateral electric field at the pinch off point. Its value is approximated by:

$$ep = \frac{V_c (V_c + V_{dsat})}{l_{eff} V_{dsat}}$$

The current in saturation is computed as

$$I_{ds} = \frac{I_{ds}}{1 - \frac{\Delta l}{l_{eff}}}$$

In order to prevent the denominator from going to zero, HSPICE limits the  $\Delta l$  as follows:

$$\text{if } \Delta l > \frac{l_{eff}}{2}$$

$$\text{else } \Delta l = l_{eff} - \frac{\left(\frac{l_{eff}}{2}\right)^2}{\Delta l}$$

In the subthreshold region the current is characterized by the model parameter for fast surface states,  $NFS$ . The modified threshold voltage,  $V_{on}$ , is determined as follows:

$$V_{on} = V_{th} + fast \quad NFS > 0$$

where

$$fast = \frac{kt}{q} \left[ 1 + \frac{qNFS}{COX} + \frac{GAMMAfs \sqrt{(PHI + V_{sb})} + fn(PHI + V_{sb})}{2(PHI + V_{sb})} \right]$$

The current  $I_{ds}$  is given by

$$I_{ds} = I_{ds}(V_{on}, V_{de}, V_{sb}) e^{\frac{V_{gs} - V_{on}}{fast}} \quad V_{gs} < V_{on}$$

$$I_{ds} = I_{ds}(V_{gs}, V_{de}, V_{sb}) \quad V_{gs} \geq V_{on}$$

The modified threshold voltage is not used in strong inversion:

## 2.12 References

1. L. Vadasz and A. S. Grove, "Temperature of MOS Transistor Characteristics Below Saturation," *IEEE Trans. on Electron Devices*, vol. ED-13, no. 13, 1966, pp. 190–192.
2. J. Mavor, M. A., Jack Denyer and P. B. Denyer, *Introduction to MOS LSI Design*, Reading, Mass.: Addison-Wesley, 1983, pp. 18–61 (footnote).
3. John Y. Chen, *CMOS Devices and Technology for VLSI*, Englewood Cliffs, N.J.: Prentice Hall, 1990, pp. 5–37.
4. John Y. Chen, *op. cit.*, p. 211.
5. *HSPICE User's Manual*, Campbell, Calif.: Meta-Software, 1990, pp. 7–34.
6. W. Shockley, "A unipolar field effect transistor," *Proc. IRE.*, vol. 40, Nov. 1952, pp. 1365–1376.
7. R. S. Cobbold, *Theory and Application of Field Transistors*, New York: Wiley Interscience, 1970, pp. 239–267.
8. C. T. Sah, "Characteristics of the Metal-Oxide-Semiconductor Transistor," *IEEE Trans. Ed*, ED-11, Jul. 1964, pp. 324–345.
9. L. W. Nagel, "SPICE2: A Computer Program to Simulate Semiconductor Circuits," Memo ERL-M520, Berkeley, Calif.: University of California, May 9, 1975.
10. Eric A. Vittoz, "MicroPower Techniques," in *Design of VLSI Circuits for Telecommunications*, edited by Y. Tsividis and P. Antognetti, Englewood Cliffs, N.J.: Prentice-Hall, 1985.
11. Paul R. Gray and Robert G. Meyer, *Analysis and Design of Analog Integrated Circuits, Second Edition*, New York: Wiley and Sons, 1984.
12. M. Lenzlinger and E. H. Snow, "Fowler-Nordheim tunneling into thermally grown SiO<sub>2</sub>," *Journal of Applied Physics*, vol. 40, 1969, pp. 278–281.
13. John Y. Chen, *op. cit.*, pp. 174–232.
14. S. M. Sze, *Physics of Semiconductor Devices, Second Edition*, New York: Wiley and Sons, 1981, pp. 496–504.
15. John Y. Chen, *op. cit.*, pp. 187–199.
16. Chenming Hu, "IC Reliability Simulation," *IEEE JSSC*, vol. 27, no. 3, Mar. 1992, pp. 241–246.
17. Wen-Jay Hsu, Bing J. Sheu, Sudhir M. Gowda, and Chang-Gyu Hwang, "Advanced Integrated-Circuit Reliability Simulation Including Dynamic Stress Effects," *IEEE JSSC*, vol. 27, no. 3, Mar. 1992, pp. 247–257.
18. Takayasu Sakurai, Kazutaka Nogami, Masakazu Kakumu, and Tetsuya Iizuka, "Hot-Carrier Generation in Submicrometer VLSI Environment," *IEEE JSSC*, vol. SC-21, no. 1, Feb. 1986, pp. 187–192.
19. *HSPICE User's Manual*, *op. cit.*, pp. 7–34.
20. W. N. Carr and J. P. Mize, *MOS/LSI Design and Application*, New York: McGraw-Hill, 1972.
21. R. S. C. Cobbold, "Temperature Effects on MOS Transistors," *Electronic Letters*, vol. 2, no. 6, June 1966, pp. 190–192.
22. N. Weste and K. Eshraghian, *Principles of CMOS VLSI Design*, Reading, Mass.: Addison-Wesley, 1984, Edition 1, Appendix A.

23. Don Trotter, "CMOS Course Notes," Mississippi State, Miss.: Electrical and Computer Engineering Dept., Mississippi State University, 1991.
24. Adel S. Sedra and Kenneth C. Smith, *Microelectronic Circuits, Second Edition*, New York: Holt, Rinehart and Winston, 1987.
25. Mel Bazes, "Two novel fully complementary self-biased CMOS differential amplifiers," *IEEE JSSC*, vol. 26, no. 2, Feb. 1991, pp. 165–168.
26. Douglas J. Hamilton and William G. Howard, *Basic Integrated Circuit Engineering*, New York: McGraw-Hill, 1975.
27. Douglas J. Hamilton and William G. Howard, *op. cit.*, pp. 212–241.
28. Hyun J. Shin, "Performance Comparison of Driver Configurations and Full Swing Techniques for BiCMOS Logic Circuits," *IEEE JSSC*, vol. 25, no. 3, June 1990, pp. 863–865.
29. Larry Wissel and Elliot L. Gould, "Optimal Usage of CMOS within a BiCMOS Technology," *IEEE JSSC*, vol. 27, no. 3, Mar. 1992, pp. 300–306.
30. Hiroyuki Hara, Takayasu Sakurai, Makato Noda, Tetsu Nagamatsu, Katsuhiro Seta, Hiroshi Momose, Youichirou Niitsu, Hiroyuki Miyakawa and Yoshinori Watanabe, "0.5 $\mu$ m 2M-Transistor BiPNMOS Channelless Gate Array," *IEEE Journal of Solid State Circuits*, Vol. 26, No. 11, Nov. 1991, pp. 1615–1620.



# CMOS PROCESSING TECHNOLOGY

# 3

The purpose of this chapter is to introduce the CMOS designer to the technology that is responsible for the semiconductor devices that might be designed. This is of importance in understanding the potential and limitations of a given technology. It also gives some background for the geometric design rules that are the interface medium between designer and fabricator.

The basics of semiconductor manufacturing are first introduced. Following this, a basic n-well CMOS process is described showing the process steps and how they relate to the design description passed from the designer to the fabrication engineer. Following this, a number of enhancements to the basic CMOS technology are described. Many of these are now required by mainstream CMOS logic and memory designers. The next section introduces the reader to layout design rules that prescribe how to manufacture the CMOS chip. The nature of CMOS latchup and the solutions to this problem are then covered. Finally, some CAD issues as they relate to process technology are covered. An appendix, Section 3.9, outlines the actual steps used in a CMOS process for those who want to get down to that level of detail.

## 3.1 Silicon Semiconductor Technology: An Overview


---

Silicon in its pure or *intrinsic* state is a semiconductor, having a bulk electrical resistance somewhere between that of a conductor and an insulator. The conductivity of silicon can be varied over several orders of magnitude by

introducing *impurity* atoms into the silicon crystal lattice. These *dopants* may either supply free electrons or holes. Impurity elements that use electrons are referred to as *acceptors* since they accept some of the electrons already in the silicon, leaving vacancies or holes. Similarly, *donor* elements provide electrons. Silicon that contains a majority of donors is known as *n-type* and that which contains a majority of acceptors is known as *p-type*. When n-type and p-type materials are brought together, the region where the silicon changes from n-type to p-type is called a *junction*. By arranging junctions in certain physical structures and combining these with other physical structures, various semiconductor devices may be constructed. Over the years, silicon semiconductor processing has evolved sophisticated techniques for building these junctions and other structures having special properties.

### 3.1.1 Wafer Processing

The basic raw material used in modern semiconductor plants is a *wafer* or disk of silicon, which varies from 75 mm to 230 mm in diameter and is less than 1 mm thick. Wafers are cut from ingots of single-crystal silicon that have been pulled from a crucible melt of pure molten polycrystalline silicon. This is known as the ‘Czochralski,’ method (Fig. 3.1) and is currently the most common method for producing single-crystal material. Controlled amounts of impurities are added to the melt to provide the crystal with the



**FIGURE 3.1** Czochralski method for manufacturing silicon ingots

required electrical properties. The crystal orientation is determined by a seed crystal that is dipped into the melt to initiate single-crystal growth. The melt is contained in a quartz crucible, which is surrounded by a graphite radiator. The graphite is heated by radio frequency induction and the temperature is maintained a few degrees above the melting point of silicon ( $\approx 1425^\circ\text{C}$ ). The atmosphere above the melt is typically helium or argon.

After the seed is dipped into the melt, the seed is gradually withdrawn vertically from the melt while simultaneously being rotated. The molten polycrystalline silicon melts the tip of the seed, and as it is withdrawn, refreezing occurs. As the melt freezes, it assumes the single crystal form of the seed. This process is continued until the melt is consumed. The diameter of the ingot is determined by the seed withdrawal rate and the seed rotation rate. Growth rates range from 30 to 180 mm/hour.

Slicing into wafers is usually carried out using internal cutting-edge diamond blades. Wafers are usually between 0.25 mm and 1.0 mm thick, depending on their diameter. Following this operation, at least one face is polished to a flat, scratch-free mirror finish.

### 3.1.2 Oxidation

Many of the structures and manufacturing techniques used to make silicon integrated circuits rely on the properties of the oxide of silicon, namely, silicon dioxide ( $\text{SiO}_2$ ). Therefore the reliable manufacture of  $\text{SiO}_2$  is extremely important.


Oxidation of silicon is achieved by heating silicon wafers in an oxidizing atmosphere such as oxygen or water vapor. The two common approaches are:

- Wet oxidation: when the oxidizing atmosphere contains water vapor. The temperature is usually between  $900^\circ\text{C}$  and  $1000^\circ\text{C}$ . This is a rapid process.
- Dry oxidation: when the oxidizing atmosphere is pure oxygen. Temperatures are in the region of  $1200^\circ\text{C}$ , to achieve an acceptable growth rate.

The oxidation process consumes silicon. Since  $\text{SiO}_2$  has approximately twice the volume of silicon, the  $\text{SiO}_2$  layer grows almost equally in both vertical directions. This effect is shown in Fig. 3.2 for an n-channel MOS device in which the  $\text{SiO}_2$  (field oxide) projects above and below the unoxidized silicon surface.

### 3.1.3 Epitaxy, Deposition, Ion-Implantation, and Diffusion

To build various semiconductor devices, silicon containing varying proportions of donor or acceptor impurities is required. This may be achieved using epitaxy, deposition, or implantation. Epitaxy involves growing a single-crys-



**FIGURE 3.2** An nMOS transistor showing the growth of field oxide below the silicon surface

tal film on the silicon surface (which is already a single crystal) by subjecting the silicon wafer surface to elevated temperature and a source of dopant material. Deposition might involve evaporating dopant material onto the silicon surface followed by a thermal cycle, which is used to drive the impurities from the surface of the silicon into the bulk. Ion implantation involves subjecting the silicon substrate to highly energized donor or acceptor atoms. When these atoms impinge on the silicon surface, they travel below the surface of the silicon, forming regions with varying doping concentrations. At any elevated temperature ( $> 800^{\circ}\text{C}$ ) diffusion will occur between any silicon that has differing densities of impurities, with impurities tending to diffuse from areas of high concentration to areas of low concentration. Hence it is important once the doped areas have been put in place to keep the remaining process steps at as low a temperature as possible.

Construction of transistors and other structures of interest depends on the ability to control where and how many and what type of impurities are introduced into the silicon surface. What type of impurities are introduced is controlled by the dopant source. Boron is frequently used for creating acceptor silicon, while arsenic and phosphorous are commonly used to create donor silicon. How much is used is determined by the energy and time of the ion-implantation or the time and temperature of the deposition and diffusion step. Where it is used is determined by using special materials as masks. In places covered by the mask ion implantation does not occur or the dopant does not contact the silicon surface. In areas where the mask is absent the implantation occurs, or the predeposited material is allowed to diffuse into the silicon. The common materials used as masks include

- photoresist.
- polysilicon (polycrystalline silicon).
- silicon dioxide ( $\text{SiO}_2$ ).
- silicon nitride ( $\text{SiN}$ ).

The ability of these materials to act as a barrier against doping impurities is a vital factor in this process, called *selective diffusion*. Thus selective diffusion entails

- patterning *windows* in a mask material on the surface of the wafer.
- subjecting exposed areas to a dopant source.
- removing any unrequired mask material.


In the case of an oxide mask, the process used for selectively removing the oxide involves covering the surface of the oxide with an acid resistant coating, except where oxide windows are needed. The  $\text{SiO}_2$  is removed using an etching technique. The acid resistant coating is normally a photosensitive organic material called *photoresist* (PR), which can be polymerized by ultraviolet (UV) light. If the UV light is passed through a mask containing the desired pattern, the coating can be polymerized where the pattern is to appear. The polymerized areas may be removed with an organic solvent. Etching of exposed  $\text{SiO}_2$  then may proceed. This is called a positive resist. There are also negative resists where the unexposed PR is dissolved by the solvent. This process is illustrated in Fig. 3.3. In established processes using PRs in conjunction with UV light sources, diffraction around the edges of the mask patterns and alignment tolerances limit line widths to around 0.8  $\mu\text{m}$ . During recent years, electron beam lithography (EBL) has emerged as a contender for pattern generation and imaging where line widths of the order of 0.5  $\mu\text{m}$  with good definition are achievable. The main advantages of EBL pattern generation are as follows:

- Patterns are derived directly from digital data.
- There are no intermediate hardware images such as reticles or masks; that is, the process can be direct.
- Different patterns may be accommodated in different sections of the wafer without difficulty.
- Changes to patterns can be implemented quickly.

The main disadvantage that has precluded the use of this technique in commercial fabrication lines is the cost of the equipment and the large amount of time required to access all points on the wafer.

### 3.1.4 The Silicon Gate Process


So far we have touched on the single-crystal form of silicon used in the manufacture of wafers and the oxide used in the manufacture and operation of circuits. Silicon may also be formed in a *polycrystalline* form (not having a single-crystalline structure) called *polysilicon*. This is used as an intercon-



**FIGURE 3.3** Simplified steps involved in the pattering of SiO<sub>2</sub>: (a) Bare silicon wafer; (b) Wafer with SiO<sub>2</sub> and resist; (c) Exposing resist to UV light; (d) Final etched SiO<sub>2</sub>

nect in silicon ICs and as the gate electrode on MOS transistors. The most significant aspect of using polysilicon as the gate electrode is its ability to be used as a further mask to allow precise definition of source and drain electrodes. This is achieved with minimum gate-to-source/drain overlap, which, we will learn, improves circuit performance. Polysilicon is formed when silicon is deposited on SiO<sub>2</sub> or other surfaces. In the case of an MOS transistor gate electrode, undoped polysilicon is deposited on the gate insulator. Polysilicon and source/drain regions are then normally doped at the same time. Undoped polysilicon has high resistivity. This characteristic is used to provide high-value resistors in static memories. The resistivity of polysilicon may be reduced by combining it with a refractory metal (see Section 3.2.4).

The steps involved in a typical silicon gate process entail photomasking and oxide etching, which are repeated a number of times during the processing sequence. Figure 3.4 shows the processing steps after the initial pattern-




**Figure 3.4** Fabrication steps for a silicon gate nMOS transistor

ing of the  $\text{SiO}_2$ , which was shown in Fig. 3.3. The wafer is covered with  $\text{SiO}_2$  with at least two different thicknesses (Fig. 3.4b). A thin, highly controlled layer of  $\text{SiO}_2$  is required where active transistors are desired. This is called the gate-oxide or thinox. A thick layer of  $\text{SiO}_2$  is required elsewhere to isolate the individual transistors. This is normally called the field oxide. We will examine a variety of methods of achieving these two oxide thicknesses in Section 3.2.1.

Polysilicon is then deposited over the wafer surface and etched to form interconnections and transistor gates. Figure 3.4(c) shows the result of an etched polysilicon gate. The exposed gate oxide (not covered by polysilicon) is then etched away. The complete wafer is then exposed to a dopant source or is ion-implanted, resulting in two actions (Fig. 3.4d). Diffusion junctions are formed in the substrate and the polysilicon is doped with the particular type of dopant. This also reduces the resistivity of the polysilicon. Note that the diffusion junctions form the drain and source of the MOS transistor. They are formed only in regions where the polysilicon gate does not shadow the underlying substrate. This is referred to as a *self-aligned* process because the source and drain do not extend under the gate. Finally, the complete structure is covered with  $\text{SiO}_2$  and contact holes are etched to make contact with underlying layers (Fig. 3.4e). Aluminum or other metallic interconnect is evaporated and etched to complete the final connection of elements (Fig. 3.4f). Further oxide layers, contact holes and metallization layers are normally added for extra interconnect.

Note that parasitic MOS transistors exist between unrelated transistors, as shown in Fig. 3.5. Here the source and drain of the parasitic transistor are existing source/drains and the gate is a metal or polysilicon interconnect overlapping the two source/drain regions. The “gate-oxide” is in fact the thick field oxide. The threshold voltage of this transistor is much higher than that of a regular transistor (this device is commonly called a field device) (Eq. 2.1). The high threshold voltage is usually ensured by making the field oxide thick enough and introducing a “channel-stop” diffusion, which raises



**FIGURE 3.5** A parasitic MOS transistor or field device

the impurity concentration in the substrate in areas where transistors are not required, thus further increasing the threshold voltage (Section 2.1.3.1). These devices do have some useful purposes where the fact that they turn on at voltages higher than normal operating voltages may be used to protect other circuitry.

## 3.2 Basic CMOS Technology

CMOS (Complementary Metal Oxide Silicon) technology is recognized as the leading VLSI systems technology. CMOS provides an inherently low power static circuit technology that has the capability of providing a lower power-delay product than comparable design-rule bipolar, nMOS, or GaAs technologies. In this section we provide an overview of four dominant CMOS technologies, with a simplified treatment of the process steps. This is included primarily as a guide for better appreciation of the layout styles that may be used to implement CMOS gates.

The four main CMOS technologies are:


- n-well process.
- p-well process.
- twin-tub process.
- silicon on insulator.

In addition, by adding bipolar transistors a range of BiCMOS processes are possible.

During the discussion of CMOS technologies, process cross-sections and layouts will be presented. Figure 3.6 summarizes the drawing conventions.

### 3.2.1 A Basic n-well CMOS Process


A common approach to n-well CMOS fabrication has been to start with a lightly doped p-type substrate (wafer), create the n-type well for the p-channel devices, and build the n-channel transistor in the *native* p-substrate. Although the processing steps are somewhat complex and depend on the fabrication line, Fig. 3.7 illustrates the major steps involved in a typical n-well CMOS process. The mask that is used in each process step is shown in addition to a sample cross-section through an n-device and a p-device. Although we have shown a polysilicon gate process, it is of historical significance to note that CMOS was originally implemented with metal (aluminum) gates. This technology (in p-well form) formed the basis for the majority of low



**FIGURE 3.6** CMOS process and layout drawing conventions

power CMOS circuits implemented in the 1970s. The technology is robust and still in use. As can be seen from Fig. 3.7, the mask levels are not organized by component function. Rather they reflect the processing steps.

- The first mask defines the n-well (or n-tub); p-channel transistors will be fabricated in this well. Ion implantation or deposition and diffusion is used to produce the n-well (Fig. 3.7a). The former tends to produce shallower wells which are compatible with fine dimension processes. As the diffusion process occurs in all directions, the deeper a diffusion is the more it spreads laterally. This lateral spread affects how near to other structures wells can be placed. Hence, for closely spaced structures a shallow well is required. From a patterned well shape, the final well will extend outside the patterned dimension by the lateral diffusion.
- The next mask is called the “active” mask, because it defines where areas of thin oxide are needed to implement transistor gates and allow implantation to form p- or n-type diffusions for transistor source/drain regions (Fig. 3.7b). Other terms for this mask include *thinox*, *thin-oxide*, *island*, and *mesa*. A thin layer of SiO<sub>2</sub> is grown and covered with SiN. This is used as a masking layer for the following two steps.



**FIGURE 3.7** A typical n-well CMOS process

- The channel-stop implant is usually then completed. This uses the p-well mask (the complement of the n-well mask). It dopes the p-substrate in areas where there are no n-transistors  $p^+$  using a photoresist mask (Fig. 3.7c). This, in conjunction with the thick field oxide that will cover these areas, aids in preventing conduction between unrelated transistor source/drains.




FIGURE 3.7 (continued)

- Following the channel-stop implant, the photoresist mask is stripped, leaving the previously masked SiO<sub>2</sub>/SiN sandwich defining the active regions. The thick field oxide is then grown. This grows in areas where the SiN layer is absent. The oxide grows in both directions ver-

tically and also laterally under the  $\text{SiO}_2/\text{SiN}$  sandwich (Fig. 3.7d). This lateral movement results in what is called a “bird’s beak” because of the shape of the oxide encroachment under the gate oxide mask. This general oxide construction technique is called LOCOS for Local Oxidation Of Silicon. The oxide encroachment results in an active area that is smaller than patterned. In particular, the width dimension of a transistor will be reduced from what might be expected from the photolithography. Other techniques such as SWAMI (Side-Wall Masked Isolation)<sup>1,2</sup> have been developed to reduce the effect of the bird’s beak. Of additional concern is the final planarity of the field oxide/gate oxide interface. If the difference in height is too great, the subsequent conductors may have “step coverage” problems in which a conductor thins and can even break as it crosses a thick to thin oxide boundary. To counter this, many planarization techniques have been developed. One such technique is to pre-etch the silicon in areas where the field oxide is to be grown by around half the final required field oxide thickness. The LOCOS oxide is then grown and the final field oxide/gate oxide interface is very planar.


- An n/p-transistor threshold voltage adjust step might then be performed using a p/n-well photoresist mask. In current fabrication processes the polysilicon is normally doped  $n^+$ . With normal doping concentrations suitable for small dimension processes, this results in threshold voltage for n-devices of around 0.5–0.7 volts. However, the p-device threshold is around –1.5 to –2.0 volts. Thus the p-device has to have its threshold voltage adjusted more than the n-device. This is done by introducing an additional negatively charged layer at the silicon/oxide interface. This moves the channel from the silicon/oxide interface further into the silicon, creating a “buried channel” device.<sup>3</sup> Following these two steps the gate oxide is grown.
- Polysilicon gate definition is then completed. This involves covering the surface with polysilicon and then etching the required pattern (in this case an inverted “U”). As noted previously, the “poly” gate regions lead to “self-aligned” source-drain regions (Fig. 3.7e).
- An n-plus ( $n^+$ ) mask is then used to indicate those thin-oxide areas (and polysilicon) that are to be implanted  $n^+$ . Hence a thin-oxide area exposed by the n-plus mask will become an  $n^+$  diffusion area (Fig. 3.7f). If the n-plus area is in the p-substrate, then an n-channel transistor or n-type wire may be constructed. If the n-plus area is in the n-well (not shown), then an *ohmic* contact to the n-well may be constructed. An ohmic contact is one which is only resistive in nature and is not rectifying (as in the case of a diode). In other words, there is no junction (n-type and p-type silicon abutting). Current can flow in both directions in an ohmic contact. This type of mask is sometimes

called the *select* mask because it *selects* those transistor regions that are to be n-type. In modern small dimension processes, to reduce hot carrier effects, considerable effort may go into what is termed “drain engineering.”<sup>4</sup> Rather than using one single diffusion or implantation step and mask to produce the source/drain regions, quite complicated structures are constructed. Typical of these structures is the LDD or Lightly Doped Drain structure, which is illustrated in Fig. 3.7(g). This consists of a shallow n-LDD implant that covers the source/drain region where there is no poly (i.e., the normal source/drain region). A spacer oxide is then grown over the polysilicon gate. An  $n^+$  implant is then used to produce  $n^+$  implants that are spaced from the edge of the original poly gate edges. The spacer is then removed, resulting in a structure that is more resistant to hot-electron effects. Current 0.25 $\mu\text{m}$  processes revert to a simpler self-aligned structure presumably because of the complexity of the LDD structure.

- The next step usually uses the complement of the n-plus mask, although an extra mask is normally not needed. The “absence” of an n-plus region over a thin-oxide area indicates that the area will be a  $p^+$  diffusion or p-active. P-active in the n-well defines possible p-transistors and wires (Fig. 3.7h). A  $p^+$  diffusion in the p-substrate allows an ohmic contact to be made. Following this step, the surface of the chip is covered with a layer of  $\text{SiO}_2$ . The LDD step is not necessarily done for p-transistors because their hot-carrier susceptibility is much less than that of n-transistors. For this reason, the drawn length dimension of p-transistors might be larger than that of the n-transistors.
- Contact cuts are then defined. This involves etching any  $\text{SiO}_2$  down to the surface to be contacted (Fig. 3.7i). These allow metal (next step) to contact diffusion regions or polysilicon regions.
- Metallization is then applied to the surface and selectively etched (Fig. 3.7j) to produce circuit interconnections.
- As a final step (not shown), the wafer is passivated and openings to the bond pads are etched to allow for wire bonding. Passivation protects the silicon surface against the ingress of contaminants that can modify circuit behavior in deleterious ways.

The cross-section of the finished n-well process is shown in Fig. 3.8(c). The layout of the n-well CMOS transistors corresponding to this cross-section is illustrated in Fig. 3.8(b). The corresponding schematic (for an inverter) is shown in Fig. 3.8(a). From Fig. 3.8 it is evident that the p-type substrate accommodates n-channel devices, whereas the n-well accommodates p-channel devices. (Figure 3.8 also appears in color as Plate 1.)

In an n-well process, the p-type substrate is normally connected to the negative supply ( $V_{SS}$ ) through what are termed  $V_{SS}$  substrate contacts, while




**FIGURE 3.8** Cross section of a CMOS inverter in an n-well process

the well has to be connected to the positive supply ( $V_{DD}$ ) through  $V_{DD}$  substrate (or well or tub) contacts. As the substrate is accessible at the top of the wafer and the bottom, connecting the substrate may be accomplished from the backside of the wafer. Topside connection is preferred because it reduces parasitic resistances that could cause latchup (see later). Substrate connections that are formed by placing  $n^+$  regions in the n-well ( $V_{DD}$  contacts) and  $p^+$  in the p-type substrate ( $V_{SS}$  contacts) are illustrated by Fig. 3.9(a). The corresponding layout is shown in Fig. 3.9(b). Other terminology for these contacts include “well contacts,” “body ties,” or “tub ties” for the  $V_{DD}$  substrate connection. We will use the term “substrate contact” for both  $V_{SS}$  and  $V_{DD}$  contacts, because this terminology can be commonly used for most bulk CMOS processes. It should be noted that these contacts are formed during the implants used for the p-channel and n-channel transistor formation.

### 3.2.2 The p-well Process

N-well processes have emerged in popularity in recent years. Prior to this, p-well processes were one of the most commonly available forms of CMOS. Typical p-well fabrication steps are similar to an n-well process, except that a p-well is implanted rather than an n-well. The first masking step defines the p-well regions. This is followed by a low-dose boron implant driven in by a




**FIGURE 3.9** Substrate and well contacts in an n-well process

high-temperature step for the formation of the p-well. The well depth is optimized to ensure against n-substrate to  $n^+$  diffusion breakdown, without compromising p-well to  $p^+$  separation. The next steps are to define the devices and other diffusions; to grow field oxide; contact cuts; and metallization. A p-well mask is used to define p-well regions, as opposed to an n-well mask in an n-well process. A p-plus ( $p^+$ ) mask may be used to define the p-channel transistors and  $V_{SS}$  contacts. Alternatively, we could use an n-plus mask to define the n-channel transistors, because the masks usually are the complement of each other.

P-well processes are preferred in circumstances where the characteristics of the n- and p-transistors are required to be more balanced than that achievable in an n-well process. Because the transistor that resides in the native substrate tends to have better characteristics, the p-well process has better p devices than an n-well process. Because p-devices inherently have lower gain than n devices, the n-well process exacerbates this difference while a p-well process moderates the difference.

### 3.2.3 Twin-Tub Processes

Twin-tub CMOS technology provides the basis for separate optimization of the p-type and n-type transistors, thus making it possible for threshold voltage, body effect, and the gain associated with n- and p-devices to be independently optimized.<sup>5,6</sup> Generally, the starting material is either an  $n^+$  or  $p^+$  substrate with a lightly doped *epitaxial* or *epi* layer, which is used for protection against latchup (see Section 3.5). The aim of *epitaxy* (which means “arranged upon”) is to grow high-purity silicon layers of controlled thick-



**FIGURE 3.10** Twin-well CMOS process cross section

ness with accurately determined dopant concentrations distributed homogeneously throughout the layer. The electrical properties of this layer are determined by the dopant and its concentration in the silicon. The process sequence, which is similar to the n-well process apart from the tub formation where both p-well and n-well are utilized, entails the following steps:

- Tub formation.
- Thin-oxide construction.
- Source and drain implantations.
- Contact cut definition.
- Metallization.


Since this process provides separately optimized wells, balanced performance n-transistors and p-transistors may be constructed. Note that the use of threshold adjust steps is included in this process. These masks are derived from the active and n-plus masks. The cross-section of a typical twin-tub structure is shown in Fig. 3.10. The substrate contacts (both of which are required) are also included.

### 3.2.4 Silicon On Insulator

Rather than using silicon as the substrate, technologists have sought to use an insulating substrate to improve process characteristics such as latchup and speed. Hence the emergence of Silicon On Insulator (SOI) technologies. SOI CMOS processes have several potential advantages over the traditional CMOS technologies.<sup>7</sup> These include closer packing of p- and n-transistors, absence of latchup problems, and lower parasitic substrate capacitances. In

the SOI process a thin layer of single-crystal silicon film is epitaxially grown on an insulator such as sapphire or magnesium aluminate spinel.<sup>8</sup> Alternatively, the silicon may be grown on SiO<sub>2</sub> that has been in turn grown on silicon. This option has proved more popular in recent years due to the compatibility of the starting material with conventional silicon CMOS fabrication. Various masking and doping techniques (Fig. 3.11) are then used to form p-channel and n-channel devices. Unlike the more conventional CMOS approaches, the extra steps in well formation do not exist in this technology. The steps used in typical SOI CMOS processes are as follows:

- A thin film (7–8 μm) of very lightly-doped n-type Si is grown over an insulator. Sapphire or SiO<sub>2</sub> is a commonly used insulator (Fig. 3.11a).
- An anisotropic etch is used to etch away the Si except where a diffusion area (n or p) will be needed. The etch must be anisotropic since the thickness of the Si is much greater than the spacings desired between the Si “islands” (Fig. 3.11b, 3.11c).
- The p-islands are formed next by masking the n-islands with a photoresist. A p-type dopant, boron, for example—is then implanted. It is masked by the photoresist, but forms p-islands at the unmasked islands. The p-islands will become the n-channel devices (Fig. 3.11d).
- The p-islands are then covered with a photoresist and an n-type dopant—phosphorus, for example—is implanted to form the n-islands. The n-islands will become the p-channel devices (Fig. 3.11e).
- A thin gate oxide (around 100–250 Å) is grown over all of the Si structures. This is normally done by thermal oxidation.
- A polysilicon film is deposited over the oxide. Often the polysilicon is doped with phosphorus to reduce its resistivity (Fig. 3.11f).
- The polysilicon is then patterned by photomasking and is etched. This defines the polysilicon layer in the structure (Fig. 3.11g).
- The next step is to form the n-doped source and drain of the n-channel devices in the p-islands. The n-islands are covered with a photoresist and an n-type dopant, normally phosphorus, is implanted. The dopant will be blocked at the n-islands by the photoresist, and it will be blocked from the gate region of the p-islands by the polysilicon. After this step the n-channel devices are complete (Fig. 3.11h).
- The p-channel devices are formed next by masking the p-islands and implanting a p-type dopant such as boron. The polysilicon over the gate of the n-islands will block the dopant from the gate, thus forming the p-channel devices (Fig. 3.11i).
- A layer of phosphorus glass or some other insulator such as silicon dioxide is then deposited over the entire structure.



**FIGURE 3.11** SOI process flow

- The glass is etched at contact-cut locations. The metallization layer is formed next by evaporating aluminum over the entire surface and etching it to leave only the desired metal wires. The aluminum will flow through the contact cuts to make contact with the diffusion or polysilicon regions (Fig. 3.11j)
- A final passivation layer of phosphorus glass is deposited and etched over bonding pad locations (not shown).





FIGURE 3.11 (continued)

Because the diffusion regions extend down to the insulating substrate, only “sidewall” areas associated with source and drain diffusions contribute to the parasitic junction capacitance. Since sapphire and  $\text{SiO}_2$  are extremely good insulators, leakage currents between transistors and substrate and adjacent devices are almost eliminated.

In order to improve the yield, some processes use “preferential etch,” in which the island edges are tapered. Thus aluminum or poly runners can enter and leave the islands with a minimum step height. This is contrasted to “fully anisotropic etch,” in which the undercut is brought to zero, as shown in Fig. 3.12. An “isotropic etch” is also shown in the same diagram for comparison.



**FIGURE 3.12** Classification of etching processes

The advantages of SOI technology are as follows:

- Due to the absence of wells, transistor structures denser than bulk silicon are feasible. Also direct n-to-p connections may be made.
- Lower substrate capacitances provide the possibility for faster circuits.
- No field-inversion problems exist (insulating substrate).
- There is no latchup because of the isolation of the n- and p-transistors by the insulating substrate.
- Because there is no conducting substrate, there are no body-effect problems. However, the absence of a backside substrate contact could lead to odd device characteristics, such as the “kink” effect in which the drain current increases abruptly at around 2 to 3 volts.<sup>9</sup>
- There is enhanced radiation tolerance (in fact, this is almost the sole reason the technology has been justified to date).

However, on the negative side, due to absence of substrate diodes, the inputs are somewhat more difficult to protect. Because device gains are lower, I/O structures have to be larger. Although parasitic capacitances to the

substrate are reduced, the coupling capacitance between wires still exists so that the actual reduction in stray load capacitance is less than one would hope (see Chapter 4). The density advantage of SOI is not particularly important, because the density of contemporary digital processes is determined by the number and density of the metal interconnection layers. Single-crystal sapphire, spinel substrates, and silicon on SiO<sub>2</sub> are considerably more expensive than silicon substrates, and their processing techniques tend to be less developed than bulk silicon techniques. Recently, companies have started to produce SOI substrates that can be used interchangeably with silicon substrates in bulk CMOS fabrication lines. As the barrier to using insulating substrates is reduced, more use of them might be seen in day-to-day circuits, where the possible performance increase justifies the increase in processing cost and complexity.

### 3.3 CMOS Process Enhancements

---

A number of enhancements may be added to the CMOS processes, primarily to increase routability of circuits, provide high-quality capacitors for analog circuits and memories, or provide resistors of variable characteristics.

These enhancements include

- double- or triple- or quadruple-level metal (or more).
- double- or triple-level poly (or more).
- combinations of the above.

We will examine these additions in terms of the additional functionality that they bring to a basic CMOS process.

#### 3.3.1 Interconnect

Probably the most important additions for CMOS logic processes are additional signal- and power-routing layers. This eases the routing (especially automated routing) of logic signals between modules and improves the power and clock distribution to modules. Improved routability is achieved through additional layers of metal or by improving the existing polysilicon interconnection layer.

##### 3.3.1.1 Metal Interconnect

A second level of metal is almost mandatory for modern CMOS digital design. A third layer is becoming common and is certainly required for leading-edge high-density, high-speed chips. Normally, aluminum is used for the




FIGURE 3.13 Two-level metal process cross section

metal layers. If some form of planarization is employed the second-level metal pitch can be the same as the first. As the vertical topology becomes more varied, the width and spacing of metal conductors has to increase so that the conductors do not thin and hence break at vertical topology jumps (*step coverage*).

Contacting the second-layer metal to the first-layer metal is achieved by a *via*, as shown in Fig. 3.13. If further contact to diffusion or polysilicon is required, a separation between the via and the contact cut is usually required. This requires a first-level metal *tab* to bridge between metal2 and the lower-level conductor. It is important to realize that in contemporary processes first-level metal must be involved in any contact to underlying areas. A number of contact geometries are shown in Fig. 3.14. Processes usually require metal borders around the via on both levels of metal although some pro-




FIGURE 3.14 Two-level metal via/contact geometries

cesses require none. Processes may have no restrictions on the placement of the via with respect to underlying layers (Fig. 3.14a) or they may have to be placed inside (Fig. 3.14b) or outside (Fig. 3.14c) the underlying polysilicon or diffusion areas. Aggressive processes allow the stacking of vias on top of contacts, as shown in Fig. 3.14(d). Consistent with the relatively large thickness of the intermediate isolation layer, the vias might be larger than contact cuts and second-layer metal may need to be thicker and require a larger via overlap although modern processes strive for uniform pitches on metal1 and metal2.

The process steps for a two-metal process are briefly as follows:

- The oxide below the first-metal layer is deposited by atmospheric chemical vapor deposition (CVD).
- The second oxide layer between the two metal layers is applied in a similar manner.
- Depending on the process, removal of the oxide is accomplished using a plasma etcher designed to have a high rate of vertical ion bombardment. This allows fast and uniform etch rates. The structure of a via etched using such a method is shown in Fig. 3.13.

### 3.3.1.2 Polysilicon/Refractory Metal Interconnect

The polysilicon layer used for the gates of transistors is commonly used as an interconnect layer. However, the sheet resistance of doped polysilicon is between 20 and 40  $\Omega$ /square. If used as a long distance conductor, a polysilicon wire can represent a significant delay (see Chapter 4).

One method to improve this that requires no extra mask levels is to reduce the polysilicon resistance by combining it with a refractory metal. Three such approaches are illustrated in Fig. 3.15.<sup>10</sup> In Fig. 3.15(a), a *silicide* (e.g., silicon and tantalum) is used as the gate material. Sheet resistances of the order of 1 to 5  $\Omega$ /square may be obtained. This is called the silicide gate approach. Silicides are mechanically strong and may be dry etched in plasma reactors. Tantalum silicide is stable throughout standard processing and has the advantage that it may be retrofitted into existing process lines. Figure 3.15(b) uses a sandwich of silicide upon polysilicon, and




FIGURE 3.15 Refractory metal interconnect



interconnect if available can be used to complete intracell routing, leaving the remaining metal layers for global wiring.

### 3.3.2 Circuit Elements

#### 3.3.2.1 Resistors


Polysilicon, if left undoped, is highly resistive. This property is used to build resistors that are used in static memory cells. The process step is achieved by preventing the resistor areas from being implanted during normal processing. Resistors in the tera- $\Omega$  ( $10^{12} \Omega$ ) region are used.<sup>13</sup> A value of 3 T $\Omega$ , results in a standby current of 2 $\mu$ A for a 1 Mbit memory.

For mixed signal CMOS (analog and digital), a resistive metal such as nichrome may be added to produce high-value, high-quality resistors. The resistor accuracy might be further improved by laser trimming the resulting resistors on each chip to some predetermined test specification. In this process a high-powered laser vaporizes areas of the metal resistor until it meets a measurement constraint. Sheet resistance values in the K $\Omega$ /square are normal. The resistors have excellent temperature stability and long-term reliability.

#### 3.3.2.2 Capacitors


Good-quality capacitors are required for switched-capacitor analog circuits while small high-value/area capacitors are required for dynamic memory cells. Both types of capacitors are usually added by using at least one extra layer of polysilicon, although the process techniques are very different.

Polysilicon capacitors for analog applications are the most straightforward. A second thin-oxide layer is required in order to have an oxide sandwich between the two polysilicon layers yielding a high-capacitance/unit area. Figure 3.17 shows a typical polysilicon capacitor. The presence of this second oxide can also be used to fabricate transistors. These may differ in characteristics from the primary gate oxide devices.



**FIGURE 3.17** Polysilicon capacitor

For memory capacitors, recent processes have used three dimensions to increase the capacitance/area. One popular structure is the trench capacitor, which has evolved considerably over the years to push memory densities to 64Mbits and beyond.<sup>14</sup> A typical trench structure is shown in Fig. 3.18(a).<sup>15</sup> The sides of the trench are doped  $n^+$  and coated with a thin 10nm oxide. Sometimes oxynitride is used because its high dielectric constant increases the capacitance. The trench is filled with a polysilicon plug, which forms the bottom plate of the cell storage capacitor. This is held at  $V_{DD}/2$  via a metal connection at the edge of the array. The sidewall  $n^+$  forms the other side of the capacitor and one side of the pass transistor that is used to enable data onto the bit lines. The bottom of the trench has a  $p^+$  plug that forms a channel-stop region to isolate adjacent capacitors. The trench is  $4\mu\text{m}$  deep and has a capacitance of 90fF. Rather than building a trench, Fig. 3.18(b) shows a fin-type capacitor used in a 64-Mb DRAM.<sup>16,17</sup> The storage capacitance is 20 to 30fF. The fins have the additional advantage of reducing the bit capacitance by shielding the bit lines. The fabrication of 3D-process structures such as these is a constant reminder of the skill, perseverance, and ingenuity of the process engineer.



**FIGURE 3.18** Dynamic memory capacitors; © IEEE 1988, © IEEE 1991.


### 3.3.2.3 Electrically Alterable ROM

Frequently, electrically alterable/erasable ROM (EAROM/EEROM) is added to CMOS processes to yield permanent but reprogrammable storage to a process. This is usually added by adding a polysilicon layer. Figure 3.19 shows a typical memory structure, which consists of a stacked-gate structure.<sup>18,19</sup> The normal gate is left floating, while a control gate is placed above the floating gate. A very thin oxide called the tunnel oxide separates the floating gate from the source, drain, and substrate. This is usually about 10 nm thick. Another thin oxide separates the control gate from the floating gate. By controlling the control-gate, source, and drain voltages, the very thin tunnel oxide between the floating gate and the drain of the device is used to allow electrons to “tunnel” to or from the floating gate to turn the cell off or on, respectively, using Fowler-Nordheim tunneling (Section 2.2.2.5). Alternatively, by setting the appropriate voltages on the terminals, “hot electrons” can be induced to charge the floating gate, thereby programming the transistor. In non-electrically alterable versions of the technology, the process can be reversed by illuminating the gate with UV light. In these cases the chips are usually housed in glass-lidded packages. (See also Section 6.3.2).

### 3.3.2.4 Bipolar Transistors

The addition of the bipolar transistor to the device repertoire forms the basis for BiCMOS processes. Adding an npn-transistor can markedly aid in reducing the delay times of highly loaded signals, such as memory word lines and microprocessor busses. Additionally, for analog applications bipolar transistors may be used to provide better performance analog functions than MOS alone.


To get merged bipolar/CMOS functionality, MOS transistors can be added to a bipolar process or vice versa. In past days, MOS processes always had to have excellent gate oxides while bipolar processes had to have precisely controlled diffusions. A BiCMOS process has to have both.




**FIGURE 3.19** EEPROM technology

A mixed signal BiCMOS process<sup>20</sup> cross section is shown in Fig. 3.20. This process features both npn- and pnp-transistors in addition to pMOS and nMOS transistors. The major processing steps are summarized in Fig. 3.21, showing the particular device to which they correspond. The base layers of the process are similar to the process shown in Fig. 3.7. The starting material is a lightly-doped p-type substrate into which antimony or arsenic are diffused to form an  $n^+$  buried layer. Boron is diffused to form a buried  $p^+$  layer. An n-type epitaxial layer 4.0  $\mu\text{m}$  thick is then grown. N-wells and p-wells are then diffused so that they join in the middle of the epitaxial layer. This epitaxial layer isolates the pnp-transistor in the horizontal direction, while the buried  $n^+$  layer isolates it vertically. The npn-transistor is junction-isolated. The base for the pnp is then ion-implanted using phosphorous. A diffusion step follows this to get the right doping profile. The npn-collector is formed by depositing phosphorus before LOCOS. Field oxidation is carried out and the gate oxide is grown. Boron is then used to form the p-type base of the npn-transistor. Following the threshold adjustment of the pMOS transistors, the polysilicon gates are defined. The emitters of the npn-transistors employ polysilicon rather than a diffusion. These are formed by opening windows and depositing polysilicon. The  $n^+$  and  $p^+$  source/drain implants are then completed. This step also dopes the npn-emitter and the extrinsic bases of the npn- and pnp-transistors (extrinsic because this is the part of the base that is not directly between collector and emitter). Following the deposition of PSG, the normal two-layer metallization steps are completed. (Note: Generating the diffusions may require two distinct steps, the first being to get the impurities to the area where a diffusion is required and the second to drive the diffusion into the substrate to gain an acceptable impurity profile. These profiles have a major impact on the performance of the bipolar transistors.)

Representative of a high-density digital BiCMOS process is that represented by the cross section shown in Fig. 3.22.<sup>21</sup> The buried-layer-epitaxial-layer-well structure is very similar to the previous structure. However,




**FIGURE 3.20** Typical mixed signal BiCMOS process cross section; © IEEE 1990.



**FIGURE 3.21** BiCMOS process steps for the cross section shown in Figure 3.20

because this is a  $0.8\mu\text{m}$  process, LDD structures must be constructed for the p-transistors and the n-transistors. The npn is formed by a double-diffused sequence in which both base and emitter are formed by impurities that diffuse out of a covering layer of polysilicon. This process, intended for logic applications, has only an npn-transistor. The collector of the npn is connected to the n-well, which is in turn connected to the  $V_{DD}$  supply. Thus all npn-collectors are commoned. A typical npn-transistor with a  $0.8\mu\text{m}$ -square emitter has a current gain of 90 and an  $f_t$  of 15 GHz.




**FIGURE 3.22** Digital BiCMOS process cross section; © IEEE 1991.

### 3.3.2.5 Thin-film Transistors

A thin-film transistor has source/drain and channel regions constructed from deposited thin films of semiconductor material. Apart from SOI processes, thin-film transistors are currently used in high-density memories and in flat-panel displays, although they have been around since the early 1960s.<sup>22,23</sup> Those used in memories are examples of TFTs that are added to existing CMOS processes.<sup>24</sup>

Representative of those transistors used in memories is the p-transistor, which is shown in Fig. 3.23(a), which is used as a load transistor in a static memory cell in a high-density SRAM.<sup>25</sup> In this device, third-level poly forms the gate of the device, while fourth-level poly 40nm thick forms the source, drain, and channel. The channel is separated from the gate by a 40nm



**FIGURE 3.23** Examples of thin-film pMOS transistors as used in memories; © IEEE 1990.

oxide. In addition the drain is offset from the gate by the distance  $L_{offset}$ . As shown the transistor is called an “inverted staggered” thin-film transistor. The advantage of a pMOS load in memories is that the off current is of the order of 100fA compared to about 3pA for a polysilicon resistor load. For a 4Mb SRAM this results in a standby current of 0.2 $\mu$ A. In addition, the on current is around 10pA, which is high enough to counter any leakage current that would corrupt the data.

Another thin-film pMOS load transistor is shown<sup>26</sup> in Fig. 3.23(b). It is constructed from a thin film of amorphous (noncrystalline) silicon ( $\alpha$ -silicon), 100nm thick. This film regrows crystal grains when heated to about 600°C. The larger the crystals (1–2  $\mu$ m), the better the on and off characteristics of the transistor. The gate of the pMOS transistor in this instance is the source diffusion of the nMOS memory transistor. A thin gate-oxide film 40nm thick separates the “substrate” of the thin-film transistor from the gate. The pMOS transistor is 0.6 $\mu$  wide and 1.4 $\mu$  long. This 3D structure reduces the size of the memory cell quite considerably. As processes mature, it is highly likely that more use will be made of three-dimensional structures similar to these pMOS loads.


Thin-film CMOS transistors are also used in active-matrix LCD displays.<sup>27</sup> These devices have thresholds in the 4-volt range and mobilities of around 120  $\text{cm}^2/\text{Vs}$  for the p-channel and 140  $\text{cm}^2/\text{Vs}$  for the n-channel transistors.

### 3.3.3 3-D CMOS

The addition of thin-film transistors in memories effectively uses the third (vertical) dimension available on a chip. More general 3-D logic structures have been proposed and fabricated in CMOS.

One such example is shown in the process cross-section in Fig. 3.24(a).<sup>28</sup> The substrate is an  $n^+$  substrate upon which a  $p$  epitaxial layer is grown. Standard n-transistors are built on this epi layer with the exception of a “sinker” layer, which allows the sources of n-transistors to be down-connected to the  $n^+$  substrate, which forms a ground plane and the  $V_{SS}$  connection. This eliminates half of the metal power wiring because  $V_{SS}$  is fed via the backside connection. A second gate oxide is grown over the n-transistor. A “seed” opening at the n-transistor drain, which allows high-quality silicon to be grown vertically and laterally, is opened. This is planarized, and a third oxide is grown on top of this epitaxially grown silicon. A polysilicon gate, used to implant self-aligned  $p^+$  source/drains, which extend to the bottom of the epitaxially grown layer, is added on top of this structure. Planarization and metallization then are completed.

The final structure has a p- and an n-transistor with a common gate, while the p-transistor has an extra parallel gate which controls it. This basic structure allows an inverter and a 2-input multiplexer to be constructed (Fig. 3.24b). Note that there are actually two p-transistors in parallel, created



**FIGURE 3.24** 3-D CMOS logic technology; © IEEE 1992.

by poly1 and poly2. They both act on a common n SOI channel. By connecting the two gates together the resulting p-transistor has almost the same  $\beta$  as the n-transistor, thereby equalizing signal delays. By adding another series n-transistor, a 2-input NAND gate may be built (Fig. 3.24c). In the case of the inverter the p-source is connected to  $V_{DD}$ , the poly gates are commoned, and the n-source is “sinkered” to the substrate. For the 2-input multiplexer (or selector) the n- and p-sources are connected to the mux inputs while the gates are commoned to form the select line. For a NAND gate the poly gates are separately driven, as shown in Fig. 3.24(c). The diodes shown in the circuits in Fig. 3.24(b) and 3.24(c) are due to the abutting  $p^+$  SOI drain of the p-transistor and the  $n^+$  drain of the n-transistor. Using this novel technology, the inventors were able to design circuits that were up to 33% smaller than comparable 2-D structures.

### 3.3.4 Summary

This concludes the discussion of some relevant CMOS technology. Processes are constantly under development with new structures and new techniques being introduced to yield smaller, higher speed, less costly, and more

reliable ICs. As a designer, you should keep abreast of CMOS technology directions because they often make previously impossible systems or ideas possible. A good forum is the annual IEEE International Electron Devices Meeting (IEDM).

### 3.4 Layout Design Rules

---

Layout rules, also referred to as *design rules*, can be considered as a prescription for preparing the photomasks used in the fabrication of integrated circuits. The rules provide a necessary communication link between circuit designer and process engineer during the manufacturing phase. The main objective associated with layout rules is to obtain a circuit with optimum yield (functional circuits versus nonfunctional circuits) in as small an area as possible without compromising reliability of the circuit.

In general, design rules represent the best possible compromise between performance and yield. The more conservative the rules are, the more likely it is that the circuit will function. However, the more aggressive the rules are, the greater the probability of improvements in circuit performance. This improvement may be at the expense of yield.

Design rules specify to the designer certain geometric constraints on the layout artwork so that the patterns on the processed wafer will preserve the topology and geometry of the designs. It is important to note that design rules do not represent some hard boundary between correct and incorrect fabrication. Rather, they represent a tolerance that ensures very high probability of correct fabrication and subsequent operation. For example, one may find that a layout that violates design rules may still function correctly, and vice versa. Nevertheless, any significant or frequent departure (*design-rule waiver*) from design rules will seriously prejudice the success of a design.

Two sets of design-rule constraints in a process relate to line widths and interlayer registration. If the line widths are made too small, it is possible for the line to become discontinuous, thus leading to an open circuit wire. On the other hand, if the wires are placed too close to one another, it is possible for them to merge together; that is, shorts can occur between two independent circuit nets. Furthermore, the spacing between two independent layers may be affected by the vertical topology of a process.

The design rules primarily address two issues: (1) the geometrical reproduction of features that can be reproduced by the mask-making and lithographical process and (2) the interactions between different layers.

There are several approaches that can be taken in describing the design rules. These include 'micron' rules stated at some micron resolution, and lambda( $\lambda$ )-based rules. Micron design rules are usually given as a list of minimum feature sizes and spacings for all the masks required in a given process.

For example, the minimum active width might be specified as 1  $\mu\text{m}$ . This is the normal style for industry. The lambda-based design rules popularized by Mead and Conway<sup>29</sup> are based on a single parameter,  $\lambda$ , which characterizes the linear feature—the resolution of the complete wafer implementation process—and permits first-order scaling. As a rule, they can be expressed on a single page. While these rules have been successfully used for 4–1.2  $\mu\text{m}$  processes, they will probably not suffice for submicron processes.

Normally, there is some minimum grid dimension in terms of which the design rules are expressed. This is a result of the economic reality that eventually the mask has to be built and the higher the lithographic tolerance, the higher the cost of the mask. Also, historically, some mask making systems had digital accuracy limitations (i.e., 16 bits of precision). At the 1.25 $\mu$ –2 $\mu$  level, a minimum grid unit of .2–.25 $\mu$  was adequate. In submicron processes a value of .05–.1 $\mu$  is more common. In this text, we will use the  $\lambda$  rules to illustrate principles. Normal industry practice is to deal with the micron dimensions to ensure that the circuits built are as small as possible. Contemporary CAD tools now allow designs to migrate between compatible CMOS processes without having to resort to the linear scaling that  $\lambda$  rules impose.

### 3.4.1 Layer Representations

The advances in the CMOS processes are generally complex and somewhat inhibit the visualization of all the mask levels that are used in the actual fabrication process. Nevertheless the design process can be abstracted to a manageable number of conceptual layout levels that represent the physical features observed in the final silicon wafer. At a sufficiently high conceptual level all CMOS processes use the following features:

- Two different substrates.
- Doped regions of both p- and n-transistor-forming material.
- Transistor gate electrodes.
- Interconnection paths.
- Interlayer contacts.

The layers for typical CMOS processes are represented in various figures in terms of:

- a color scheme proposed by JPL based on the Mead-Conway colors.
- other color schemes designed to differentiate CMOS structures (e.g., the colors as used on the front cover of this book)
- varying stipple patterns.
- varying line styles.

**TABLE 3.1 Layer Representations for the n-well CMOS process**

LAYER	COLOR	SYMBOLIC	COMMENTS
N-well	Brown		Inside brown is n-well, outside is p-type substrate.
Thin-oxide	Green	n-transistor	Thin-oxide may not cross a well boundary.
Poly	Red	Polysilicon	Generally $n^+$ .
$P^+$	Yellow	p-transistor	Inside is $p^+$ .
Metal1	Light blue	Metal1	
Metal2	Tan	Metal2	
Contact-cut, via	Black	Contact	
Metal3	Grey	Metal3	
Overglass			

Some of these representations are shown in Table 3.1. Where diagrams are presented, a legend will be used to indicate any different layer assignments from these defaults. At the mask level, some layers may be omitted for clarity. At the symbolic level only n- and p-transistors will be shown (i.e., no wells or select layers). The symbolic representations should be viewed as translating to the appropriate set of masks for whatever process is being considered.

The p-well and twin-tub bulk CMOS processes as well as the SOI process can be represented in a similar manner. For example, in p-well bulk CMOS the only difference in the resulting wafer structure is the reversal of the role of the well and the original substrate. Different process lines may use different combinations of the  $n^+$ ,  $p^+$ , n-well, or p-well masks to define the process. It is very important to intimately understand what set of masks a particular process line uses if you are responsible for generating interface formats. For instance, an  $n^+$  mask, which is the reverse of a  $p^+$  mask, may be used. Thus  $n^+$  active area denotes n-transistors, and so on. Conceptually, the mask levels in a silicon-on-insulator process are probably the simplest. The levels and visible geometry in this process correspond directly to the features that a designer has to deal with conceptually (i.e., n-regions and p-regions). Perhaps the most significant difference between SOI and bulk CMOS processes, from the designer's point of view, is the absence of wells.

### 3.4.2 CMOS n-well Rules

In this section we describe a version of n-well rules based on the MOSIS CMOS Scalable Rules and compare those with the rules for a hypothetical (but realistic) commercial  $1\mu$  CMOS process (Table 3.2). The MOSIS rules are expressed in terms of  $\lambda$ . These rules allow some degree of scaling

**TABLE 3.2 CMOS Layout Rules**

	$\lambda$ RULE	$\lambda/\mu$ RULE (0.5 $\mu$ )	$\mu$ RULE
<b>A. N-well layer</b>			
A.1 Minimum size	$10\lambda$	$5\mu$	$2\mu$
A.2 Minimum spacing (wells at same potential)	$6\lambda$	$3\mu$	$2\mu$
A.3 Minimum spacing (wells at different potentials)	$8\lambda$	$4\mu$	$2\mu$
<b>B. Active Area</b>			
B.1 Minimum size	$3\lambda$	$1.5\mu$	$1\mu$
B.2 Minimum spacing	$3\lambda$	$1.5\mu$	$1\mu$
B.3 N-well overlap of $p^+$	$5\lambda$	$2.5\mu$	$1\mu$
B.4 N-well overlap of $n^+$	$3\lambda$	$1.5\mu$	$1\mu$
B.5 N-well space to $n^+$	$5\lambda$	$2.5\mu$	$5\mu$
B.6 N-well space to $p^+$	$3\lambda$	$1.5\mu$	$3\mu$
<b>C. Poly 1</b>			
C.1 Minimum size	$2\lambda$	$1\mu$	$1\mu$
C.2 Minimum spacing	$2\lambda$	$1\mu$	$1\mu$
C.3 Spacing to Active	$1\lambda$	$0.5\mu$	$0.5\mu$
C.4 Gate Extension	$2\lambda$	$1\mu$	$1\mu$
<b>D. p-plus/n-plus (<math>p^+</math>, <math>n^+</math> for short)</b>			
D.1 Minimum overlap of Active	$2\lambda$	$1\mu$	$1\mu$
D.2 Minimum size	$7\lambda$	$3.5\mu$	$3\mu$
D.3 Minimum overlap of Active in abutting contact (see Fig. 3.27)	$1\lambda$	$0.5\mu$	$2\mu$
D.4 Spacing of $p^+/n^+$ to $n^+/p^+$ gate	$3\lambda$	$1.5\mu$	$1.5\mu$
<b>E. Contact</b>			
E.1 Minimum size	$2\lambda$	$1\mu$	$0.75\mu$
E.2 Minimum spacing (Poly)	$2\lambda$	$1\mu$	$1\mu$
E.3 Minimum spacing (Active)	$2\lambda$	$1\mu$	$0.75\mu$
E.4 Minimum overlap of Active	$2\lambda$	$1\mu$	$0.5\mu$
E.5 Minimum overlap of Poly	$2\lambda$	$1\mu$	$0.5\mu$
E.6 Minimum overlap of Metal1	$1\lambda$	$0.5\mu$	$0.5\mu$
E.7 Minimum spacing to Gate	$2\lambda$	$1\mu$	$1\mu$
<b>F. Metal1</b>			
F.1 Minimum size	$3\lambda$	$1.5\mu$	$1\mu$
F.2 Minimum spacing	$3\lambda$	$1.5\mu$	$1\mu$

(continued)

**TABLE 3.2 (continued)**

	$\lambda$ RULE	$\lambda/\mu$ RULE (0.5 $\mu$ )	$\mu$ RULE
<b>G. Via</b>			
G.1 Minimum size	$2\lambda$	$1\mu$	$0.75\mu$
G.2 Minimum spacing	$3\lambda$	$1.5\mu$	$1.5\mu$
G.3 Minimum Metal1 overlap	$1\lambda$	$0.5\mu$	$0.5\mu$
G.4 Minimum Metal2 overlap	$1\lambda$	$0.5\mu$	$0.5\mu$
<b>H. Metal2</b>			
H.1 Minimum size	$3\lambda$	$1.5\mu$	$1\mu$
H.2 Minimum spacing	$4\lambda$	$2\mu$	$1\mu$
<b>I. Via2</b>			
I.1 Minimum size	$2\lambda$	$1\mu$	$1\mu$
I.2 Minimum spacing	$3\lambda$	$1.5\mu$	$1.5\mu$
<b>J. Metal3</b>			
J.1 Minimum size	$8\lambda$	$4\mu$	$4\mu$
J.2 Minimum spacing	$5\lambda$	$2.5\mu$	$2.5\mu$
J.3 Minimum Metal2 overlap	$2\lambda$	$1\mu$	$1\mu$
J.4 Minimum Metal3 overlap	$2\lambda$	$1\mu$	$1\mu$
<b>K. Passivation</b>			
K.1 Minimum opening		$100\mu$	$100\mu$
K.2 Minimum spacing		$150\mu$	$150\mu$

between processes as, in principal, we only need to reduce the value of  $\lambda$  and the designs will be valid in the next process down in size. Unfortunately, history has shown that processes rarely shrink uniformly. Thus industry usually uses the actual micron-design rules and codes designs in terms of these dimensions, or uses symbolic layout systems to target the design rules exactly. At this time, the amount of polygon pushing is usually constrained to a number of frequently used standard cells or memories, where the effort expended is amortized over many designs. Alternatively, the designs are done symbolically, thus relieving the designer of having to deal directly with the actual design rules.

The rules are defined in terms of:

- feature sizes.
- separations and overlaps.

In addition to the rules stated above, there are various spacing rules for the periphery of the chip which frequently depend on the vendor (e.g., spacing of all layers to die boundary is 20–50 $\mu$ ).

For each mask required in a process one needs to know whether it is “light field” or “dark field,” whether light will pass through the mask to expose a photolithographic pattern or whether light will be blocked by the mask. In addition, biases are added or subtracted from the drawn dimensions of the mask to allow for varying types of processing. For instance, the active mask might be bloated to take into account the encroachment of field oxide during LOCOS. Contacts might be shrunk as etching tends to make them larger during processing. The rules in Table 3.2 are illustrated in Fig. 3.25 (and in Plate 2). The comparison between the lambda rules and micron rules reveal differences that are accentuated as process line-widths are reduced below the  $1\mu\text{m}$  level. In particular, the metal widths and spacings and contact overlaps yield different pitches. For instance, the metal1 contacted pitch (contact to contact) is  $4.5\mu$  for  $\lambda = 0.5\mu$  but  $2.75\mu$  for the equivalent micron rules. Thus the micron rules result in a 50% size reduction. The metal2 rules differ by  $5\mu$  to  $2.75\mu$ —almost a factor of 2. As many circuits are dominated by routing, this can translate almost directly to the final density of the circuit. On the other hand, the transistor pitch is generally determined by the contact-poly-contact pitch, which is  $4\mu$  for the  $\lambda$  rules and  $3.25\mu$  for the micron rules, which can also lead to significant layout density differences. (Note: The metal3 rules used here are extremely conservative. Most modern sub  $1\mu$  processes have equivalent metal2 and metal3 pitches.)

**TABLE 3.3 Submicron CMOS Process Dimensions**

LAYER		NEC <sup>30</sup>	HITACHI <sup>31</sup>	TOSHIBA <sup>32</sup>	HITACHI <sup>33</sup>	IBM <sup>34</sup>
Gate Oxide		15nm	13.5nm	11nm		7nm
Poly1	Width	.55 $\mu$ (.65 $\mu$ for p)	.6 $\mu$	.5 $\mu$	.3 $\mu$	.4 $\mu$
	Space	.55 $\mu$	.6 $\mu$	.6 $\mu$		
Poly2	Width	.55 $\mu$	.6 $\mu$	.5 $\mu$		
	Space	.55 $\mu$	.6 $\mu$	.6 $\mu$		
Poly3	Width	.55 $\mu$	.6 $\mu$	.8 $\mu$		
	Space	.55 $\mu$	.6 $\mu$	.7 $\mu$		
Poly4	Width		.6 $\mu$			
	Space		.6 $\mu$			
Contact	Size		.6 $\mu$	.6 $\mu$		
Metal1	Width	.9 $\mu$	.7 $\mu$	1.4 $\mu$	.3 $\mu$	
	Space	.55 $\mu$	.6 $\mu$	.7 $\mu$	.4 $\mu$	
Via	Size		.6 $\mu$	1.2 $\mu$		
Metal2	Width	.9 $\mu$	.7 $\mu$	1.4 $\mu$	.45 $\mu$	
	Space	.55 $\mu$	.6 $\mu$	1.2 $\mu$	.65 $\mu$	
Metal3	Width				.55 $\mu$	
	Space				.75 $\mu$	




FIGURE 3.25 n-well CMOS design rules




FIGURE 3.25 (continued)

Representative of processes in the 0.25–0.6 $\mu$  range, the previous table (Table 3.3) summarizes the basic dimensions from published papers describing 4Mb static CMOS SRAMs and high-speed microprocessors. The RAM processes tend to have more poly layers (between 2 and 4) to enable small, dense memory cells to be constructed and the logic processes tend to have more metal layers (2 to 4) to improve routability.


These can be used as a guide to estimate sub 1 $\mu$  technology rules. In particular the paper describing the IBM 0.25 $\mu$  process in Table 3.3 provides a good overview of the considerations that go into a .25 $\mu$ m process.

### 3.4.3 Design Rule Backgrounder

In this section we will examine some of the reasons for the design rules listed above.

**Well Rules:** The n-well is usually a deeper implant compared with the transistor source/drain implants, therefore it is necessary for the outside dimension to provide sufficient clearance between the n-well edges and the adjacent  $n^+$  diffusions. The inside clearance is determined by the transition of the field oxide across the well boundary. Some processes may permit zero inside clearance, but problems such as the 'birds-beaks' effect usually prevent this. A further point to be noted is that to avoid a shorted condition, active is not permitted to cross a well boundary. Since the n-well sheet resistance can be several K $\Omega$ s per square, it is necessary to thoroughly ground the well. This will prevent excessive voltage drops due to substrate currents. Thus the rule to follow in grounding the n-well would be to put a substrate contact wherever space is available consistent with the rules outlined in Section 3.5.

**Transistor rules:** Where poly crosses active, the source and drain diffusion is masked by the poly region. The source, drain, and channel are thereby self-aligned to the gate. It is essential for the poly to completely cross active, otherwise the transistor that has been created will be shorted by a diffused path between source and drain. To ensure this condition is satisfied, poly is required to extend beyond the edges of the diffusion region. This is often termed the "gate extension." This effect is shown in Fig. 3.26(a) where the diffusion has increased in size and the poly has been overetched, resulting in a short. The thin oxide must extend beyond the poly gate so that diffused regions exist to carry charge into and out of the channel (Fig. 3.26b). Poly and active regions that do not meet intentionally to form a transistor should be kept separated. Both types of transistors have an active region (diffusion or implant) and a polysilicon region. A p-device has an n-well region surrounding it, whereas an n-device has an  $n^+$  (n-plus) region surrounding it. Thin oxide areas that are not covered by  $n$  are  $p^+$  and hence are p-devices or wires (within the n-well). Therefore a transistor is n-channel if it is inside an  $n^+$  region; otherwise it is a p-channel device. From the above discussion it can be noted that there are two types of implant/diffusion used to form the p- and n-transistors. What is important to note is that  $n^+$  diffusion is obtained by "logical anding" of active and  $n^+$  (n-plus) masks, whereas  $p^+$  diffusion is derived by "logical anding" of active and (NOT  $n^+$ ) masks. Frequently, in order to simplify design the n-plus and/or p-plus masks are ignored during design and inserted automatically. A problem can occur if the orthogonal distance of  $n^+$  (n-plus) to  $p^+$  (p-plus) is used (Rule B.3 + B.5 for instance or B.4 + B.6). While the select layers may be added without problems for orthogonally spaced structures, diagonally positioned




**FIGURE 3.26** Effects of insufficient gate extension and source-drain extension

diffusions may violate the n-plus-p-plus spacing rules. In symbolic layout systems this frequently leads to a second set of spacings that describe diagonal constraints.

**Contact Rules:** There are several generally available contacts:

- Metal to p-active (p-diffusion).
- Metal to n-active (n-diffusion).
- Metal to polysilicon.
- $V_{DD}$  and  $V_{SS}$  substrate contacts.
- Split (substrate contacts).



**FIGURE 3.27** Structure of a merged or abutting substrate contact

Depending on the process, other contacts such as “buried” polysilicon-active contacts may be allowed. This contact allows direct connection between polysilicon and the active transistor region. Sometimes this type of contact is allowed to only one type of active area.

Because the substrate is divided into “well” regions, each isolated well must be “tied” to the appropriate supply voltage; that is, the n-well must be tied to  $V_{DD}$  and the substrate (what amounts to a p-well) must be tied to  $V_{SS}$ . This is achieved by the use of well or substrate contacts. One needs to note that every p-device must be surrounded by an n-well and that the n-well must be connected to  $V_{DD}$  via a  $V_{DD}$  contact. Furthermore, every n-device must have access to a  $V_{SS}$  contact. The split or merged contact is equivalent to two separate metal-diffusion contacts that are strapped together with metal (Fig. 3.27). This structure is used to tie transistor sources to either the substrate or the n-well. A version is also shown at the source of the n-transistor in the inverter in Fig. 3.25. Separate contacts are shown; this is consistent with modern processes, which usually require uniform contact sizes to achieve well-defined etching characteristics. Merged contact structures in older processes may have used an elongated contact rectangle (Fig. 3.27). The  $V_{SS}$  or  $V_{DD}$  merged contacts may be inset into the source of the corresponding n-transistor where wide transistors are employed. An alternative separated contact structure is shown for the  $V_{DD}$  contact for the p-transistor in Fig. 3.25. Here the  $n^+$  well contact is separated from the  $p^+$  source/drain diffusion.

**Guard Rings:** Guard rings that are  $p^+$  diffusions in the p-substrate and  $n^+$  diffusions in the n-well are used to collect injected minority carriers. If they are implemented in a structure, then  $n^+$  guard rings must be tied to  $V_{DD}$ , while  $p^+$  guard rings must be tied to  $V_{SS}$ . A  $p^+$  diffusion with  $n^+$  guard ring is shown in Fig. 3.28(a), while an  $n^+$  diffusion with  $p^+$  guard ring is shown in




FIGURE 3.28 Guard rings

Fig. 3.28(b). Different well-enclosure rules may apply for guard-ring structures. The reason for guard rings will become more clear in Section 3.5. Incidentally, the structure shown in Fig. 3.28(a) is also that for a pnp transistor if one was required. The transistor terminals have been marked. The area of the center  $p^+$  region is the area of the emitter. The base is the  $n$ -well and is connected via the  $n^+$  ring. The collector is the substrate.

**Metal Rules:** Metal spacings may vary with the width of the metal line (so-called *fat-metal* rules). That is, at some width, the metal spacing may be increased. This is due to etch characteristics of small versus large metal wires. There may also be maximum-metal-width rules. Additionally, there may be rules that are applied to long closely spaced parallel metal lines. Some processes require a certain proportion of the chip area to be covered with metal, and in such cases metal might have to be added to chip “white space” (assuming there is some!). These rules usually relate to constraints imposed by manufacturability requirements.

**Via Rules:** Processes may vary in whether they allow vias to be placed over polysilicon and diffusion regions. Some processes allow vias to be placed within these areas but do not allow the vias to straddle the boundary of polysilicon or diffusion. This results from the sudden vertical topology variations that occur at sublayer boundaries.

**Metal2 Rules:** The possible increase in width and separation of second-level metal are conservative rules to ensure against broken conductors or shorts between adjoining wires due to the vertical topology. Modern processes frequently have the metal1 and metal2 pitches identical.

**Via2 Rules:** Similarly to first vias, the rules for placement of via2 may vary with process.

**Metal3 Rules:** These rules usually but not always increase in width and separation over metal2. Metal3 is generally used primarily for power-supply connections and clock distribution.

Some additional rules that might be present in some processes are as follows:

- Extension of polysilicon in the direction that metal wires exit a contact.
- Differing p- and n-transistor gate lengths.
- Differing gate poly extensions, depending on the device length or the device construction.

Whereas earlier processes tended to be process driven and frequently have long and involved design rules, increasingly more processes have become “designer friendly” or more specifically computer friendly because most of the mask geometries for designs are algorithmically produced. Also, system companies have created “generic” rules that span a number of different CMOS foundries that they might use. Some processes have design guidelines that feature structures to be avoided to ensure good yields. In general

though, at this time, process technology is so well developed, features so small, and time to market so short that the traditional yield improvement cycle is only done for the highest volume parts. Frequently, the technology changes so fast that it is better to reimplement the circuit in the new smaller technology than worry about improving the yield on the older larger process. Of course at some time, a limit will come to how small technologies can be made and then a return to classical yield optimization will probably resurface.

**Passivation or Overglass:** This is a protective glass layer that covers the final chip. Openings are required at pads and any internal test points.

### 3.4.4 Scribe Line

The scribe line is a specifically designed structure that surrounds the completed chip and is the point at which the chip is cut with a diamond saw. The construction of the scribe line varies from manufacturer to manufacturer.

### 3.4.5 Layer Assignments

Table 3.4 lists the MOSIS Scalable CMOS Design-rule layer assignments for the Caltech Intermediate Form (CIF) language and Calma stream format.

**TABLE 3.4 MOSIS Scalable CMOS Design-rule Layer Assignments**

LAYER	CIF LAYER NAME	CALMA NUMBER
Well	CWG	14
N-well	CWN	1
P-well	CWP	2
Active	CAA	3
Select	CSG	15
P-select	CSP	8
N-select	CSN	7
Poly	CPG	4
Poly Contact	CCP	45
Poly 2 (Electrode)	CEL	5
Electrode Contact	CCE	55
Active Contact	CCA	35
Metal1	CMF	10
Via	CVA	11
Metal2	CMS	12
Via2*	CVB	65
Metal3*	CMT	14
Overglass	COG	13

\*Author's assignment

### 3.4.6 SOI Rules

Usually SOI rules closely follow bulk CMOS rules except that  $n^+$  and  $p^+$  regions can abut. This allows some interesting multiplexer and latch circuits. A spacing rule between island edge and unrelated poly is used to ensure against shorts between the poly and island edges. This can be caused by thin or faulty oxide covering over the islands.

### 3.4.7 Design Rules—Summary

In commercial designs,  $\lambda$  rules are rarely sufficient to describe high-density, high-performance circuits. While all of these rules can be worst-cased, very inefficient designs result. A better approach is to implement systems that synthesize the correct geometry from an intermediate form. Therefore, symbolic styles of design provide a solution for creating generic CMOS circuits that can be implemented with a wide range of fabrication processes.


## 3.5 Latchup

---

If every silver lining has a cloud, then the cloud that has plagued CMOS is a parasitic circuit effect called “latchup.” The result of this effect is the shorting of the  $V_{DD}$  and  $V_{SS}$  lines, usually resulting in chip self-destruction or at least system failure with the requirement to power down. This effect was a critical factor in the lack of acceptance of early CMOS processes, but in current processes it is controlled by process innovations and well-understood circuit techniques.

### 3.5.1 The Physical Origin of Latchup

The source of the latchup effect<sup>35,36,37</sup> may be explained by examining the process cross section of a CMOS inverter, shown in Fig. 3.29(a), on which is overlaid an equivalent circuit. The schematic depicts, in addition to the expected nMOS and pMOS transistors, a circuit composed of an npn-transistor, a pnp-transistor, and two resistors connected between the power and ground rails (Fig. 3.29b). Under the right conditions, this parasitic circuit has the VI characteristic shown in Fig. 3.29(c), which indicates that above some critical voltage (known as the trigger point) the circuit “snaps” and draws a large current while maintaining a low voltage across the terminals (known as the holding voltage). This is, in effect, a short circuit. As mentioned, the bipolar devices and resistors shown in Fig. 3.29(b) are parasitic, that is, an unwanted byproduct of producing pMOS and nMOS transistors. Further



**FIGURE 3.29** The origin, model, and VI characteristics of CMOS Latchup

examination of Fig. 3.29(a) reveals how these devices are constructed. The figure shows a cross-sectional view of a typical (n-well) CMOS process. The (vertical) pnp-transistor has its emitter formed by the  $p^+$  source/drain implant used in the pMOS transistors. Note that either the drain or source may act as the emitter although the source is the only terminal that can maintain the latchup condition. The base is formed by the n-well, while the collector is the p-substrate. The emitter of the (lateral) npn-transistor is the  $n^+$  source/drain implant, while the base is the p-substrate and the collector is the n-well. In addition, substrate resistance  $R_{substrate}$  and well resistance  $R_{well}$  are due to the resistivity of the semiconductors involved.

Consider the circuit shown in Fig. 3.29(b). If a current is drawn from the npn-emitter, the emitter voltage becomes negative with respect to the base until the base emitter voltage is approximately 0.7 volts. At this point the npn-transistor turns on and a current flows in the well resistor due to common emitter current amplification of the npn-transistor. This raises the base

emitter voltage of the pnp-transistor, which turns on when the pnp  $V_{be} = -0.7$  volts. This in turn raises the npn base voltage causing a positive feedback condition, which has the characteristic shown in Fig. 3.29(c). At a certain npn-base-emitter voltage, called the *trigger point*, the emitter voltage suddenly “snaps back” and enters a stable state called the ON state. This state will persist as long as the voltage across the two transistors is greater than the holding voltage shown in the figure. As the emitter of the npn is the source/drains of the n-transistor, these terminals are now at roughly 4 volts. Thus there is about 1 volt across the CMOS inverter, which will most likely cause it to cease operating correctly. The current drawn is usually destructive to metal lines supplying the latched up circuitry.

### 3.5.2 Latchup Triggering

For latchup to occur, the parasitic npn-pnp circuit has to be triggered and the holding state has to be maintained. Latchup can be triggered by transient currents or voltages that may occur internally to a chip during power-up or externally due to voltages or currents beyond normal operating ranges. Radiation pulses can also cause latchup. Two distinct methods of triggering are possible, lateral triggering and vertical triggering.

Lateral triggering occurs when a current flows in the emitter of the lateral npn-transistor. The static trigger point is set by<sup>38</sup>

$$I_{ntrigger} \approx \frac{V_{pnp-on}}{\alpha_{nnp} R_{well}}, \quad (3.1)$$

where

$V_{pnp-on} \sim 0.7$  volts—the turn-on voltage of the vertical pnp-transistor


$\alpha_{nnp}$  = common base gain of the lateral npn-transistor

$R_{well}$  = well resistance.

Vertical triggering occurs when a sufficient current is injected into the emitter of the vertical-pnp transistor. Similar to the lateral case, this current is multiplied by the common-base-current gain, which causes a voltage drop across the emitter base junction of the npn transistor due to the resistance,  $R_{substrate}$ . When the holding or sustaining point is entered, it represents a stable operating point provided the current required to stay in the state can be maintained.

Current has to be injected into either the npn- or pnp-emitter to initiate latchup. During normal circuit operation in internal circuitry this may occur due to supply voltage transients, but this is unlikely. However, these condi-

tions may occur at the I/O circuits employed on a CMOS chip, where the internal circuit voltages meet the external world and large currents can flow. Therefore extra precautions need to be taken with peripheral CMOS circuits. Figure 3.30(a) illustrates an example where the source of an nMOS output transistor experiences undershoot with respect to  $V_{SS}$  due to some external circuitry. When the output dips below  $V_{SS}$  by more than 0.7V, the drain of the nMOS output driver is forward biased, which initiates latchup. The complementary case is shown in Fig. 3.30(b) where the pMOS output transistor experiences an overshoot more than 0.7V beyond  $V_{DD}$ . Whether or not in these cases latchup occurs depends on the pulse widths and speed of the parasitic transistors.<sup>39</sup>



**FIGURE 3.30** Externally induced latchup

### 3.5.3 Latchup Prevention

For latchup to occur an analysis of the circuit in Fig. 3.29(b) finds the following inequality has to be true<sup>40</sup>:

$$\beta_{npn}\beta_{pnp} > 1 + \frac{(\beta_{npn} + 1)(I_{Rsubstrate} + I_{Rwell}\beta_{pnp})}{I_{DD} - I_{Rsubstrate}}, \quad (3.2)$$

where

$$I_{Rsubstrate} = \frac{V_{be\ npn}}{R_{substrate}}$$

$$I_{Rwell} = \frac{V_{be\ pnp}}{R_{well}}$$

$$I_{DD} = \text{total supply current.}$$

This equation yields the keys to reducing latchup to the point where it should never occur under normal circuit conditions. Thus, reducing the resistor values and reducing the gain of the parasitic transistors are the basis for eliminating latchup.

Latchup may be prevented in two basic ways:

- Latchup resistant CMOS processes.
- Layout techniques.

A popular process option that reduces the gain of the parasitic transistors is the use of silicon starting-material with a thin epitaxial layer on top of a highly doped substrate. This decreases the value of the substrate resistor and also provides a sink for collector current of the vertical pnp-transistor. As the epi layer is thinned, the latchup performance improves until a point where the up-diffusion of the substrate and the down-diffusion of any diffusions in subsequent high-temperature procession steps thwart required device doping profiles. The so-called retrograde well structure is also used. This well has a highly doped area at the bottom of the well, whereas the top of the well is more lightly doped. This preserves good characteristics for the pMOS (or nMOS in p-well) transistors but reduces the well resistance deep in the well. A technique linked to these two approaches is to increase the holding voltage above the  $V_{DD}$  supply. This guarantees that latchup will not occur.

It is hard to reduce the betas of the bipolar transistors to meet the condition set above. Nominally, for a  $1\mu$  n-well process, the vertical pnp has a

beta of 10–100, depending on the technology. The lateral npn-current-gain, which is a function of  $n^+$  drain to n-well spacing, is between 2 and 5.<sup>41</sup> (These values are illustrative—they should be checked for the particular process being used.)

Apart from the inherent resistance to latchup of a particular process, there are a number of well-proven techniques to design CMOS layouts that are latchup resistant.

### 3.5.4 Internal Latchup Prevention Techniques

From Fig. 3.29(b) it may be seen that the emitter of the npn-transistor has to an nMOS transistor source returned to  $V_{SS}$ . The substrate resistor occurs between this emitter and the supply represented by a substrate contact. Clearly, if the n-transistor source is shorted to the  $p^+$  substrate contact, much has been done to reduce  $R_{substrate}$ . Conversely, the well resistor occurs between the  $p^+$  source nominally to  $V_{DD}$  and the  $n^+$  well contact. Thus a key technique to reduce latchup is to make good use of substrate and well contacts.

In most current processes the possibility of latchup occurring in internal circuitry has been reduced to the point where a designer need not worry about the effect as long as *liberal* substrate contacts are used. The definition of “liberal” is usually acquired from designers who have completed successful designs through a given process. Modeling the parasitics is possible,<sup>42</sup> but the actual switching transients existent in the circuit have a great effect on any possible latchup condition. A few rules may be followed that reduce the possibility of internal latchup to a very small likelihood:


- Every well must have a substrate contact of the appropriate type.
- Every substrate contact should be connected to metal directly to a supply pad (i.e., no diffusion or polysilicon underpasses in the supply rails).
- Place substrate contacts as close as possible to the source connection of transistors connected to the supply rails (i.e.,  $V_{SS}$  n-devices,  $V_{DD}$  p-devices). This reduces the value of  $R_{substrate}$  and  $R_{well}$ . A very conservative rule would place one substrate contact for every supply ( $V_{SS}$  or  $V_{DD}$ ) connection.
- Otherwise a less conservative rule is place a substrate contact for every 5–10 transistors or every 25–100 $\mu$ .
- Lay out n- and p-transistors with packing of n-devices toward  $V_{SS}$  and packing of p-devices toward  $V_{DD}$  (see layout styles in Chapter 5). Avoid “convoluted” structures that intertwine n- and p-devices in checkerboard styles (unless you are designing in SOI which is latchup free).

### 3.5.5 I/O Latchup Prevention

Reducing the gain of the parasitic transistors is achieved through the use of guard rings (first encountered in Fig. 3.28). A  $p^+$  guard ring is shown in Fig. 3.31(a) for an  $n^+$  source/drain, while Fig. 3.31(b) shows an  $n^+$  guard ring for a  $p^+$  source/drain. As shown in the figures, these guard bands act as “dummy collectors” and spoil the gain of the parasitic transistors by collecting minority carriers and preventing them from being injected into the respective bases. Carriers can still flow underneath these structures which leads sometimes to double guard banding which is illustrated in Fig. 3.31(c). While these techniques can be used on internal structures, the area penalty is usually too high except for applications such as space-borne electronics where radiation induced latchup must be avoided at all costs.

Luckily enough, as has been observed, the most likely place for latchup to occur is in I/O structures where large currents flow, large parasitics may be present, and abnormal circuit voltages may be encountered. Here the area penalty of guard rings is not at all significant. In these structures two options can be taken. The first is to use proven I/O structures designed by experts who understand the process at a detailed level. Second, rules may be applied to the design of these structures that minimize the possibility of latchup. Typical rules (n-well process) include:

- Physically separate the n- and p-driver transistors (i.e., with the bonding pad).



**FIGURE 3.31** The use of dummy collectors to reduce latchup

- Include  $p^+$  guard rings connected to  $V_{SS}$  around n-transistors.
- Include  $n^+$  guard rings connected to  $V_{DD}$  around p-transistors.
- Source diffusion regions of the n-transistors should be placed so that they lie along equipotential lines when current flows between  $V_{SS}$  and the p-wells; that is, source fingers should be perpendicular to the dominant direction of current flow rather than parallel to it. This reduces the possibility of latchup through the n-transistor source, due to an effect called "field aiding."<sup>43</sup>
- Shorting n-transistor source regions to the substrate and the p-transistor source regions to the n-well with metallization along their entire lengths will aid in preventing either of these diodes from becoming forward-biased, and hence reduces the contribution to latchup from these components.
- The n-well should be hard-wired (via  $n^+$ ) to power so that any injected charge is diverted to  $V_{DD}$  via a low-resistance path. The n-well has a relatively high sheet-resistance and is susceptible to charge injection.
- The spacing between the n-well  $n^+$  and the p-transistor source contact should be kept to a minimum. This allows minority carriers near the parasitic pnp-transistor emitter-base junction to be collected, and reduces  $R_{well}$ . The rules for the  $1\mu$  process suggest one contact for every  $10\mu$ – $50\mu$ .
- The separation between the substrate  $p^+$  and the n-transistor source contact should be minimized. This results in reduced minority carrier concentration near the npn-emitter-base junction. Similar spacings to those suggested above apply for processes in the  $1\mu$  range.

More details on layout and design techniques for I/O circuitry may be found in Chapter 5.

## 3.6 Technology-related CAD Issues

The mask database is the interface between the semiconductor manufacturer and the chip designer. Two basic checks have to be completed to ensure that this description can be turned into a working chip. First, the specified geometric design rules must be obeyed. Second, the interrelationship of the masks must, on passing through the manufacturing process, produce the correct interconnected set of circuit elements. To check these two requirements, two basic CAD tools are required, namely a Design Rule Check (DRC) program and a mask circuit-extraction program. The most common approach to implementing these tools is to provide a set of subprograms that perform

general geometry operations. A particular set of DRC rules or extraction rules for a given CMOS process (or any semiconductor process) is then specified by a specification of the operations that must be performed on each mask and the intermask checks that must be completed. Accompanied by a written specification, these *run-sets* are usually the defining specification for a process.

In this section we will examine a hypothetical DRC and extraction system to illustrate the nature of these run-sets.

### 3.6.1 DRC—Spacing and Dimension Checks

Although we might design the physical layout of a certain set of mask layers, the actual masks used in fabrication are derived from the original specification. Similarly, when we want a program to determine what we have designed by examining the interrelationship of the various mask layers, it may be necessary to determine various logical combinations between masks.

To examine these concepts, let us posit the existence of the following functions (loosely based on the CADENCE DRACULA DRC program<sup>44</sup>), which we will apply to a geometric database (i.e., rectangles, polygons, paths):

- **AND** layer1 layer2 -> layer3  
ANDs layer1 and layer2 together to produce layer3 (i.e., the intersection of the two input mask descriptions)
- **OR** layer1 layer2 -> layer3  
ORs layer1 and layer2 together to produce layer3 (i.e., the union of the two input mask descriptions)
- **NOT** layer1 layer2 -> layer3  
Subtracts layer2 from layer1 to produce layer3 (i.e., the difference of the two input mask descriptions)
- **WIDTH** layer > dimension -> layer3  
Checks that all geometry on layer is larger than dimension. Any that is not is placed in layer3
- **SPACE** layer > dimension -> layer3  
Checks that all geometry on layer is spaced further than dimension. Any that is not is placed in layer3

The following layers will be assumed as input:

```
nwell
active
pplus
nplus
```

```
poly
poly-contact
active-contact
metal
```

Typically, useful sublayers are first generated. First, the four kinds of active area are isolated. The set of rules to accomplish this is as follows:

```
NOT all nwell -> substrate
AND nwell active -> nwell-active
NOT active nwell -> pwell-active
AND nwell-active pplus -> pdiff
AND nwell-active nplus -> vddn
AND pwell-active nplus -> ndiff
AND pwell-active pplus -> vssp
```

In the above specification a number of new layers have been specified. For instance, the first rule states that wherever `nwell` is absent, a layer called `substrate` exists. The second rule states that all active areas within the `nwell` are `nwell-active`. A combination of `nwell-active` and `pplus` or `nplus` yields `pdiff` (p diffusion) or `vddn` (well tie).

To find the transistors, the following set of rules is used:

```
AND poly ndiff -> ngates
AND poly pdiff -> pgates
```

The first rule states that the combination of polysilicon and n diffusion yields the `ngates` region—all of the n-transistor gates.

Typical design rule checks (DRC) might include the following :

```
WIDTH metal > 1.25 -> metal-width-error
SPACE metal > 1.0 -> metal-space-error
```

For instance the first rule determines if any metal is narrower than  $1.25\mu$  and places the errors in the `metal-width-error` layer. This layer might then later be used with the original and an interactive mask editor to identify the errors.

A `bloat` command changes the dimensions of a layer.

- **BLOAT** layer1 dimension -> layer2  
Expand or contract layer1 by dimension to produce layer2.

For instance

```
BLOAT metal 0.5 metal-exp
would create a layer metal-exp in which all metal geometries were
increased in size peripherally by  $0.5\mu$ . Bloats and shrinks may be used to
derive other required layers. For instance, if the gates of all p-transistors had
```

to be increased in length by  $0.5\mu$ , the following sequence might be used:

```
BLOAT p gates 0.25 p gates-bloat
```

The following sequence produces the `nplus` layer from an original specification containing only `ndiff` (n-transistors) and `vddn` ( $V_{DD}$  substrate ties).

```
AND ndiff vddn all-ndiff
BLOAT all-ndiff 2 nplus
```

### 3.6.2 Circuit Extraction

Now imagine that we wish to determine the electrical connectivity of a mask database. The following commands are required:

- **CONNECT** layer1 layer2  
Electrically connect layer1 and layer2
- **MOS** name drain-layer gate-layer source-layer substrate-layer  
Define an MOS transistor in terms of the component terminal layers. (This is admittedly, a little bit of magic.)

The connections between layers may be specified as follows:

```
CONNECT active-contact pdiff
CONNECT active-contact ndiff
CONNECT active-contact vddn
CONNECT active-contact vssp
CONNECT active-contact metal
CONNECT vssp substrate
CONNECT vddn nwell
CONNECT poly-contact poly
CONNECT poly-contact metal
```

The connections between the diffusions and the metal are specified by the first seven statements. The last two statements specify how the metal is connected to the poly.

Finally, the active devices are specified in terms of the layers that we have derived.

```
MOS nmos ndiff ngates ndiff substrate
MOS pmos pdiff pgates pdiff nwell
```

An output statement might then be used to output the extracted transistors in some netlist format (i.e., SPICE format). This is then used as an interface to a program that compares the connectivity that we have derived from the mask with that of, say, a circuit diagram.

It is important to realize that the above run set is manually generated. The data extracted from such a program is only as good as the input. For instance, if parasitic routing capacitances are required, then each and every layer interaction must be coded. If parasitic resistance is important in determining circuit performance, it too must be specifically included in the extraction run set. Many different coding styles exist that define the abstract layers in which the designer conceives the layout. For instance, if there are different rules that specify a well overlap for a guard structure compared with an internal structure, then a special guard layer might have to be coded in the mask database. Similar decisions have to be made concerning structures, such as resistors, that are constructed from diffusion or polysilicon.

### 3.7 Summary

---

This chapter has covered some of the more common CMOS technologies that are in current use. A representative set of n-well design rules have been introduced. These form the interface between the designer and the manufacturer. A range of process options were discussed to enhance the basic CMOS process. The important condition known as latchup has been introduced along with necessary design rules to avoid this condition in CMOS chips. Finally, some of the CAD/process interface issues were surveyed.

### 3.8 Exercises

---

1. A p-well process has the following layers:

- p-well
- active
- n-plus
- p-plus
- poly
- contact
- metal

Draw the mask combinations for the following:

- a p-transistor
- an n-transistor
- a  $V_{SS}$  contact

- a  $V_{DD}$  contact
- a contact to an n-transistor source/drain
- a single guard-ringed n-transistor
- a double guard-ringed p-transistor

Use the design rules from Table 3.2 as appropriate.

2. Write a program that can generate a single metal CMOS inverter in an n-well technology that parametrizes the widths of the p/n transistors. Use the design rules in Table 3.2.
3. Explain how the parasitic channel, which couples unrelated nMOS transistors in an n-well process, is reduced.
4. How might you use a field transistor to prevent overvoltage in a CMOS chip?
5. Explain why substrate and well contacts are important in CMOS.
6. How does a “dummy collector” prevent latchup?
7. A pad requires a pull-up resistor, which is implemented as a p-transistor that has the source connected to  $V_{SS}$ . Does this structure require any latchup protection? What about an n pull-down ( $D = input$ ,  $G = V_{DD}$ ,  $S = V_{SS}$ )?
8. A CMOS process has unequal n- and p-transistor lengths ( $L_N = 0.8\mu$ ,  $L_P = 1.0\mu$ ). However, a design is desired that uses the same length for each device ( $1.0\mu$ ). Construct a DRC run-set using the commands outlined in Section 3.6.1 that will correctly shrink all the n-transistor gates ( $1.0\mu \rightarrow 0.8\mu$ ), and output data for the final polysilicon mask, assuming that the overall mask has to be bloated by  $0.1\mu$ .
9. Most DRC systems deal with merged “canonical” databases, where the rectangles, polygons, etc., in the geometric database are merged before geometric operations are commenced. What could happen to abutting geometric shapes if the source geometry were sized then canonicalized?

### 3.9 Appendix—An n-well CMOS Technology Process Flow

---

This section covers in gory detail the processing steps in a now old but representative n-well process developed at the University of California at Berkeley. It is described in terms of a Process Input Description Language (PIDL),<sup>45</sup> which can be used by a software process emulator to predict the

topologies of the final structures. The steps are representative of those taken in processes today, albeit somewhat less complicated. The overall process flow gives an idea of the many steps required to produce even a simple CMOS chip.

The commands in the PIDL language are as follows:

- SUBSTRATE <NAME> (\*TYPE=[P,N] IMPURITY=[ ] )  
Specifies the substrate name, type, and impurity level.
- OXIDE <NAME> THICKNESS = [ ]  
Specifies oxide layer and thickness.
- DEPOSITION <NAME> (\*) THICKNESS=[ ]  
Specifies a layer and thickness of a deposited layer. The (\*) is followed by TYPE=[ ] IMPURITY=[ ] if the deposited layer is silicon.
- ETCH <NAME> DEPTH=[ ]  
Specifies a material and an etch depth.
- DOPE TYPE=[P, N] PEAK=[ ] DEPTH=[ ] DELTA=[ ]  
BLOCK=[ ]  
Specifies parameters necessary to define a diffusion step.
- MASK <RESIST NAME> <EXPOSED NAME> <MASK NAME>  
<POLARITY OF MASK>  
Specifies a resist layer and associated information.

The complete process input file is as follows (with abbreviations) (© IEEE 1983)<sup>46</sup>

1. LEVEL 1
2. SUBS SILICON TYPE=P IMPU=1e13; the substrate type and impurity is specified

#### Initial oxidation:

3. OXIDE OXI THICK=0.1; this grows an oxide on the silicon surface

#### N-well definition:

4. DEPO NTRD THICK=0.5; nitride is deposited over the oxide
5. DEPO RST THICK=0.5; resist is deposited
6. MASK RST DRST MNML POSI; the resist is positive-masked (n-well)
7. ETCH DRST DEPTH=0.6; the exposed resist is etched
8. ETCH NTRD DEPTH=0.6; the nitride is etched
9. ETCH RST DEPTH=0.6; the remaining resist is etched
10. OXIDE OX2 THICK=0.5; oxide is regrown
11. ETCH NTRD DEPTH=0.6

- 12. DOPE TYPE=N PEAK=1.5e15 DEPTH=0.0 DELTA=1 5 BLOCK=0.2  
; well diffusion
- 13. ETCH OX DEPTH=0.7; oxide etched
- 14. OXIDE OX3 THICK=0.1; oxide regrown

All active area definition:

- 15. DEPO NTRD THICK=0.5; nitride deposited
- 16. DEPO RST THICK=0.5; resist deposited
- 17. MASK RST DRST MAA POSI; the resist is positive masked  
(active)
- 18. ETCH DRST DEPTH=0.6; the exposed resist is removed
- 19. ETCH NTRD DEPTH=0.6; the nitride thus exposed is etched
- 20. ETCH RST DEPTH=0.6; the remaining resist is removed

Field dope for n-channel:

- 21. DEPO RST THICK=1.0; deposit resist
- 22. MASK RST DRST MNWL POSI; mask
- 23. ETCH DRST DEPTH=1.1; etch exposed resist
- 24. DOPE TYPE=P PEAK=1e21 DEPTH=0.05 DELTA=0. 15  
BLOCK=0.2; diffusion step
- 25. ETCH RST DEPTH=1.1; remove resist
- 26. OXIDE OX4 THICK=0.7; grow oxide
- 27. ETCH NTRD DEPTH=0.6

Threshold adjust dope:

- 28. DOPE TYPE=P PEAK=1E20 DEPTH=0.0 DELTA=0.05 BLOCK=0.2  
; diffusion

Regrow gate oxide:

- 29. ETCH OX DEPTH=0.1; remove oxide
- 30. OXIDE OX5 THICK=0.1; regrow oxide

Poly gate definition:

- 31. DEPO POLY THICK=0.30; deposit polysilicon
- 32. DEPO RST THICK=0.5; deposit resist
- 33. MASK RST DRST MSI POSI; mask resist with poly mask
- 34. ETCH DRST DEPTH=0.6; remove exposed resist
- 35. ETCH POLY DEPTH=0.6; etch exposed polysilicon
- 36. ETCH RST DEPTH=0.6; remove remaining resist

Arsenic dope for n-channel source and drain:

- 37. DEPO RST THICK=1.0; deposit resist
- 38. MASK RST DRST MIIN POSI; mask for n+

- 39. ETCH DRST DEPTH=1.1; remove exposed resist
- 40. DOPE TYPE=N PEAK=1e22 DEPTH=0.0 DELTA=0.2 BLOCK=0.2  
; diffusion (or implant)
- 41. ETCH RST DEPTH=1.1; remove resist

**Boron dope for p-channel source and drain:**

- 42. DEPO RST THICK=1.0; deposit resist
- 43. MASK RST DRST MIIN NEGA; mask for p+
- 44. ETCH DRST DEPTH=1.1; remove exposed resist
- 45. DOPE TYPE=P PEAK=1e22 DEPTH=0.0 DELTA=0.2 BLOCK=0.2  
; diffusion
- 46. ETCH RST DEPTH=1.1; remove remaining resist

**LPCVD oxide (Liquid Phase Chemical Vapor Deposition Oxide):**

- 47. DEPO OX6 THICK=0.5; deposit oxide

**Contact definition:**

- 48. DEPO RST THICK=1.0; deposit resist
- 49. MASK RST DRST MCC NEGA; mask with contact mask
- 50. ETCH DRST DEPTH=1.1; etch exposed resist
- 51. ETCH OX DEPTH=1.1; etch oxide down to diffusion
- 52. ETCH RST DEPTH=1.1; remove resist

**Metallization:**

- 53. DEPO METL THICK=1.0; deposit metal
- 54. DEPO RST THICK=1.0; deposit resist
- 55. MASK RST DRST MME POSI; mask with metal mask
- 56. ETCH DRST DEPTH=1.1; remove exposed resist
- 57. ETCH METL DEPTH=1.1; remove exposed metal
- 58. ETCH RST DEPTH=1.1; remove resist

**Some of the abbreviations are as follows:**

NTRD Nitride  
 RST Resist  
 METL Metal (Aluminum)  
 NEGA Negative  
 POSI Positive  
 MNWL N-well mask  
 MAA Thin-oxide mask  
 MSI Polysilicon mask  
 MIIN NPlus mask  
 MCC Contact mask  
 MME Metal mask

Using the abbreviations and language definitions, the sequence in processing may be traced. For instance, steps 31–36 deposit and etch the polysilicon layer. Step 31 deposits  $.3\mu$  of polysilicon. Step 32 deposits  $.5\mu$  of resist called RST. Step 33 masks this resist with a positive polysilicon mask and calls the exposed resist DRST. Step 34 etches DRST to a depth of  $.6\mu$ . The exposed polysilicon is then etched to a depth of  $.6\mu$  in step 35. Finally, resist RST is etched away, leaving the final polysilicon pattern. Cross sections may be generated automatically from this process file using the SIMPL-1 program.<sup>47</sup>

### 3.10 References

1. John Y. Chen, *CMOS Devices and Technology VLSI*, Englewood Cliffs, N.J.: Prentice-Hall, 1990, pp. 233–284.
2. K. Y. Ciu, J. L. Moll, and J. Manoliu, "A bird's beak free local oxidation technology for VLSI," *IEEE Trans. on Electron Devices*, ED-29, pp. 536–540.
3. John Y. Chen, *op. cit.*, pp. 5, 37, and 174–232.
4. John Y. Chen, *op. cit.*, pp. 174–232.
5. L. C. Parrillo *et al.*, "Twin-tub CMOS—a technology for VLSI circuits," *IEEE Int. Electron Devices Meeting Technical Digest*, 1980, Washington, D.C., pp. 752–755.
6. J. Agraz-Guerera, W. Bertram, R. Melin, R. Sun, and J. J. Clemens, "Twin-tub III—a third generation CMOS technology," *IEEE Int. Electron Devices Meeting Technical Digest*, 1984, Washington, D.C., p. 63.
7. H. M. Manasevit and W. I. Simpson, "Single crystal silicon on a sapphire substrate," *J. Appl. Phys.*, vol. 35, 1964, pp. 1349–1351.
8. Yasuaki Hokari, Masao Mikami, Koji Egami, Hideki Tsuya, and Masaru Kanamori, "Characteristics of MOSFET prepared on Si/Mg).Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>/Si structure," *IEEE JSSC*, vol. 20, no. 1, Feb. 1985, pp. 173–177.
9. Koichi Kato, Tetsunori Wada, and Kenji Taniguchi, "Analysis of kink characteristics in silicon-on insulator MOSFET's using two-carrier modeling," *IEEE JSSC*, vol. SC-20, no. 1, Feb. 1985, pp. 378–382.
10. T. P. Chow, "A review of refractory gates for MOS VLSI," *IEEE Electron Devices Meeting Technical Digest*, Dec. 1983, Washington, D.C., pp. 513–517.
11. T. Tang *et al.*, "Titanium nitride local interconnect technology for VLSI," *IEEE Trans. Electron Devices*, vol. ED-34, Mar. 1987, pp. 682–688.
12. Hiep Van Tran, David B. Scott, Pak Kuen Fung, Robert H. Haverman, Robert H. Eklund, Thomas E. Ham, Roger A. Haken, and Ashwin H. Shah, "An 8-ns 256K ECL SRAM with CMOS memory array and battery backup capability," *IEEE JSSC*, vol. 23, no. 5, Oct. 1988, pp. 1041–1047.
13. Tomohisa Wada, Toshihiko Hirose, Hirofumi Shinohara, Yuji Kawai, Kojiro Yuzuriha, Yoshio Kohno, and Shimpei Kayano, "A 34-ns 1-Mbit CMOS SRAM using triple polysilicon," *IEEE JSSC*, vol. SC-2, no. 5, Oct. 1987, pp. 727–732.
14. Koichiro Mashiko, Masao Nagatomo, Kazutami Arimoto, Yoshio Matsuda, Kiyohiro Furutani, Takayuki Matsukawa, Michihiro Yamada, Tsutomu Yoshihara, and Takao Nakano, "A 4-Mbit DRAM with folded-bit-line adaptive side-

- wall-isolated capacitor (FASIC) cell," *IEEE JSSC*, vol. SC-22, no. 5, Oct. 1987, pp. 643–650.
15. Toshio Yamada, Hisakazu Kotani, Junko Matsushima, and Michihiro Inoue, "A 4-Mbit DRAM with 16-bit concurrent ECC," *IEEE JSSC*, vol. 23, no. 1, Feb. 1988, pp. 20–26.
  16. Shigeru Mori, Hiroshi Miyamoto, Yoshikazu Morooka, Shigeru Kikuda, Makoto Suwa, Mitsuya Kinoshita, Atsushi Hachisuka, Hideaki Arima, Michihiro Yamada, Tsutomu Yoshihara, and Shimpei Kayano, "A 45-ns 64-Mb DRAM with a merged match-line test architecture," *IEEE JSSC*, vol. 26, no. 11, Nov. 1991, pp. 1486–1492.
  17. Masao Taguchi, Hiroyoshi Tomita, Toshiya Uchida, Yasunhiro Ohnishi, Kimiaki Sato, Taiji Ema, Masaaki Higashitani, and Takashi Yabu, "A 40-ns 64-Mb DRAM with 64-b parallel data bus architecture," *IEEE JSSC*, vol. 26, no. 11, Nov. 1991, pp. 1493–1497.
  18. Richard D. Jolly, Rod Tesch, Ken J. Campbell, David L. Tennant, Jay F. Olund, Robert B. Lefferts, Brendan T. Cremen, and Philip A. Andrews, "A 35-ns 64K EEPROM," *IEEE JSSC*, vol. SC-20, no. 5, Oct. 1985, pp. 971–978.
  19. Koichi Seki, Hitoshi Kume, Yuzuru Ohji, Takashi Kobayashi, Atsushi Hiraiwa, Takashi Nishida, Takeshi Wada, Kazuhiro Komori, Kazuto Izawa, Toshiaki Nishimoto, Yasuroh Kubota, and Kazuyoshi Shohji, "An 80-ns 1-Mb flash memory with on-chip erase/erase-verify controller," *IEEE JSSC*, vol. 25, no. 5, Oct. 1990, pp. 1147–1152.
  20. Katsumoto Soejima, Akira Shida, Hiroshi Koga, Junnichi Ukai, Hiroshi Sata, and Masaki Hirata, "A BiCMOS technology with 660MHz vertical p-n-p transistor for analog/digital ASIC's," *IEEE JSSC*, vol. 25, no. 2, Apr. 1990, pp. 410–416.
  21. Ali A. Iranmanesh, Vida Ilderem, Madan Biswal, and Bami Bastani, "A 0.8mm advanced single-poly BiCMOS technology for high-density and high-performance applications," *IEEE JSSC*, vol. 26, no. 3, Mar. 1991, pp. 422–423.
  22. P. K. Weimer, "The Insulated-Gate Thin-Film Transistor," in *Physics of Thin Films, Vol. 2*, New York: Academic Press, 1963, pp. 147–192.
  23. Richard S. C. Cobbold, *Theory and Applications of Field-Effect Transistors*, New York: Wiley Interscience, 1970, pp. 54–64.
  24. Satwinder D. S. Malhi, Hisashi Shichijo, Sanjay K. Banerjee, Ravishankar Sundaresan, Mostafa Elahy, Gordan P. Pollack, William F. Richardson, Ashwin H. Shah, Larry R. Hite, Richard H. Womack, Pallab K. Chatterjee, and Hon Wai Lam, "Characteristics and three-dimensional integration of MOSFET's in small grain LPCVD polycrystalline silicon," *IEEE JSSC*, vol. SC-20, no. 1, Feb. 1985, pp. 178–201.
  25. Katsuro Sasaki, Koichiro Ishibashi, Katsuhiko Shimohigashi, Toshiaki Yamanaka, Nobuyuki Moriwaki, Shigeru Honjo, Shuji Ikeda, Atsuyoshi Koike, Satoshi Meguro, and Osamu Minato, "A 23-ns 4-Mb CMOS SRAM with 0.2mm standby current," *IEEE JSSC*, vol. 25, no. 5, Oct. 1990, pp. 1075–1081.
  26. Takayuki Ootani, Shigeyuki Hayakawa, Masakazu Kakumu, Akira Aono, Masaaki Kinugawa, Hideki Takeuchi, Kazuhiro Noguchi, Tomoaki Yabe, Katsuhiko Sato, Kneji Maeguchi, and Kiyofumi Ochi, "A 4-Mb CMOS SRAM with a PMOS thin-film-transistor load cell," *IEEE JSSC*, vol. 25, no. 5, Oct. 1990, pp. 1082–1092.
  27. Yutaka Takafuji, Toshihiro Yamashita, Yasunobu Akebi, Tomoaki Toichi, Takayuki Shimada, and Katsunobu Awane, "A poly-Si TFT monolithic LC data driver with redundancy," *IEEE, Proceedings of ISSCC*, Feb. 1992, San Francisco, Calif., pp. 118–119.

28. Gerhard Roos and Bernd Hoefflinger, "Complex 3D CMOS circuits based on a triple-decker cell," *IEEE JSSC*, vol. 27, no. 7, Jul. 1992, pp. 1067–1072.
29. C. A. Mead and L. A. Conway, *Introduction to VLSI Systems*, Reading, Mass.: Addison-Wesley, 1980.
30. Shingo Aizaki, Toshiyuki Shimizu, Masayoshi Ohkawa, Kazuhiko Abe, Akane Aizaki, Manabu Ando, Osamu Kudoh, and Isao Sasaki, "A 15nS 4-Mb CMOS SRAM," *IEEE JSSC*, vol. 25, no. 5, Oct. 1990, pp. 1063–1067.
31. Katsuro Sasaki, Koichiro Ishibashi, Katsuhiko Shimohigashi, Toshiaki Yamanaka, Nobuyuki Moriwaki, Shigeru Honjo, Shuji Ikeda, Atsuyoshi Koike, Satoshi Meguro, and Osamu Minato, "A 23-ns 4-Mb CMOS SRAM with 0.2mm standby current," *IEEE JSSC*, vol. 25, no. 5, Oct. 1990, pp. 1075–1081.
32. Takayuki Ootani, *et al.*, *op. cit.*
33. Osamu Nishii, Makoto Hanawa, Tadahiko Nishimukai, Makoto Susuki, Kazuo Yano, Mitsuru Hiraki, Shohji Shukuri, and Takashi Nishida, "A 1,000 MIPS BiCMOS microprocessor with superscalar architecture," *IEEE Proceedings of ISSCC*, Feb. 1992, San Francisco, Calif., pp. 114–115.
34. W. S. Chang, B. Davari, M. R. Wordeman, Y. Taur, C. C. H. Hsu and M. D. Rodriquez, "A High-Performance 0.25 $\mu$ m CMOS Technology I—Design and Characterization," *IEEE Transactions on Electron Devices*, vol. 39, no. 4, April 1992, pp. 959–966, and B. Davari, W. H. Chang, K. E. Petrillo, C. Y. Wong, D. Moy, Y. Taur, M. R. Wordeman, J. Y. C. Sun, C. C. H. Hsu and M. R. Polcari, "A High-Performance 0.25 $\mu$ m CMOS Technology II—Technology," *IEEE Transactions on Electron Devices*, vol. 39, no. 4, Apr. 1992, pp. 967–975.
35. D. B. Estreich, "The physics and modeling of latch-up in CMOS integrated circuits," *Tech. Report No. G-2-1-9*, Integrated Circuits Laboratory, Stanford Electronics Lab., Stanford University, Nov. 1980.
36. D. B. Estreich and R. W. Dutton, "Modeling latch-up in CMOS integrated circuits and systems," *IEEE Transactions on CAD*, vol. CAD-1, no. 4, Oct. 1982, pp. 347–354.
37. R. R. Troutman, *Latch-Up in CMOS Technology: The Problem and Its Cure*, Boston, Mass.: Kluwer Academic Publishers, 1986.
38. William M. Coughran, Mark R. Pinto, and R. Kent Smith, "Computation of steady-state CMOS latchup characteristics," *IEEE Transactions on CAD*, vol. 7, no. 2, Feb. 1988, pp. 307–323.
39. John Y. Chen, *op. cit.*, pp. 285–322.
40. John Y. Chen, *op. cit.*, pp. 286–288.
41. John Y. Chen, *op. cit.*, pp. 289–290.
42. William M. Coughran *et al.*, *op. cit.*
43. D. B. Estreich and R. W. Dutton, *op. cit.*
44. "DRACULA III," Design Rule Check Program CADENCE, Design Systems, Inc., San Jose, Calif.
45. M. A. Grimm, K. Lee, and A. R. Neureuther, "SIMPL-1 (SIMulated Profiles from the layout-version 1)," *Proc. IEDM 1983*, Dec. 1983, pp. 255–258.
46. M. A. Grimm *et al.*, *op. cit.*
47. M. A. Grimm *et al.*, *op. cit.*

# CIRCUIT CHARACTERIZATION AND PERFORMANCE ESTIMATION

# 4

## 4.1 Introduction

---

In previous chapters we established that an MOS structure is created by superimposing a number of layers of conducting, insulating, and transistor-forming materials. It was further demonstrated that in a conventional silicon gate process an MOS device requires a gate-forming region and a source/drain-forming region, which consists of diffusion, polysilicon, and metal layers separated by insulating layers. Each layer has both a resistance and a capacitance that are fundamental components in estimating the performance of a circuit or system. They also have inductance characteristics that are important when considering I/O behavior but usually assumed to be negligible for most on-chip circuits.

In this section we are primarily concerned with the development of simple models that will assist us in the understanding of system behavior and that will provide the basis whereby systems performance, in terms of signal delays and power dissipation, can be estimated. The issues to be considered in this section are

- resistance, capacitance, and inductance calculations.
- delay estimations.
- determination of conductor size for power and clock distribution.

- power consumption.
- charge sharing mechanism.
- design margining.
- reliability.
- effects of scaling.

## 4.2 Resistance Estimation

The resistance of a uniform slab of conducting material may be expressed as

$$R = \left(\frac{\rho}{t}\right) \left(\frac{l}{w}\right) \quad (\text{ohms}), \quad (4.1)$$

where

$\rho$  = resistivity

$t$  = thickness

$l$  = conductor length

$w$  = conductor width.

The expression may be rewritten as

$$R = R_s \left(\frac{l}{w}\right) \quad (\text{ohms}), \quad (4.2)$$

where  $R_s$  is the sheet resistance having units of  $\Omega/\text{square}$ . Thus to obtain the resistance of a conductor on a layer you simply multiply the sheet resistance,  $R_s$ , by the ratio of the length to width of the conductor. For example, the resistances of the two shapes shown in Fig. 4.1 are equivalent because the length-to-width ratios are the same even though the sizes are different. Table 4.1 shows typical sheet resistances that can be expected in 0.5  $\mu\text{m}$  to 1  $\mu\text{m}$  MOS processes. The upper metal layers have reduced resistivity because they are usually thicker. [Processes targeted at different applications may have differing metal thicknesses. For instance, a memory process might have thin metal layers to reduce vertical topology jumps, thereby improving yield. On the other hand, an ASIC process might have thick metal layers to effectively distribute power, ground and clocks.] Note that for metal having a given thickness,  $t$ , the resistivity is known, while for poly and diffusion the resistivities are significantly influenced by the concentration density of the impurities that have been introduced into the conducting regions during




FIGURE 4.1 Determination of layer resistance

implantation or the extent of chemical change induced by materials such as silicides. This means that the process parameters have to be known or test structures have to be measured to accurately determine these quantities.

Although the voltage-current characteristic of an MOS transistor is generally nonlinear, it is sometimes useful to approximate its behavior in terms of a “channel” resistance to estimate performance. From Eq. (2.11), one may determine the channel resistance (in the linear region). This expression may be rewritten as

$$R_c = k \left( \frac{L}{W} \right) \tag{4.3}$$

where

$$k = \frac{1}{\mu C_{ox} (V_{gs} - V_t)}$$

TABLE 4.1 Typical Sheet Resistances for Conductors

Material	SHEET RESISTANCE		Ω/SQ Max.
	Min	Typical	
Intermetal (metal1-metal2)	0.05	0.07	0.1
Top-metal (metal3)	0.03	0.04	0.05
Polysilicon	15	20	30
Silicide	2	3	6
Diffusion (n <sup>+</sup> , p <sup>+</sup> )	10	25	100
Silicided diffusion	2	4	10
n-well	1K	2K	5K


For both the n-channel and p-channel devices,  $k$  may take a value within the range 1,000 to 30,000  $\Omega/\text{sq.}$ . Eq. (4.3) demonstrates the dependence of channel resistance on the surface mobility,  $\mu$ , of the majority carriers (i.e., electrons in the n-device and holes in the p-device). Since the mobility and the threshold voltage are a function of temperature, the channel resistance and therefore switching-time parameters as well as power dissipation, change with temperature variations. The increase in the channel resistance may be approximated by +0.25% per  $^{\circ}\text{C}$  for an increase in temperature above  $25^{\circ}\text{C}$ . Conductor resistances also vary with temperature from about 0.3%/ $^{\circ}\text{C}$  for metal and polysilicon to around 1%/ $^{\circ}\text{C}$  for well diffusions.

#### 4.2.1 Resistance of Nonrectangular Regions

Many times during the course of a layout nonrectangular shapes are used (for instance, the corners of wires). The resistance of these shapes requires more elaborate calculation than that for simple rectangular regions. One method of calculating the resistance is to break the shape in question into simple regions, for which the resistance may be calculated.<sup>1</sup> Figure 4.2(a) summarizes the resistance of a number of commonly encountered shapes. Figure 4.2(b) shows some shapes that are commonly encountered in practice. Table 4.2 presents the results of a study to calculate the resistances of these shapes for different

**TABLE 4.2 Resistance of Non-Rectangular Shapes**

SHAPE	RATIO	RESISTANCE
A	1	1
A	5	5
B	1	2.5
B	1.5	2.55
B	2	2.6
B	3	2.75
C	1.5	2.1
C	2	2.25
C	3	2.5
C	4	2.65
D	1	2.2
D	1.5	2.3
D	2	2.3
D	3	2.6
E	1.5	1.45
E	2	1.8
E	3	2.3
E	4	2.65



**FIGURE 4.2** Resistance of nonrectangular shapes © IEEE 1983

dimension ratios. (The resistance is measured between the bold lines.) This shape information may also be used to estimate the effective  $W/L$  of odd-shaped transistors.<sup>2</sup> A few precautions need to be taken, however, especially concerning which side of a shape is the source or drain. The values shown in Table 4.2 may be used to estimate the  $\beta$  of an odd-shaped transistor.

### 4.2.2 Contact and Via Resistance

Contacts and vias also have a resistance associated with them that is dependent on the contacted materials and proportional to the area of the contact.

As contacts are reduced in size (i.e., processes are scaled down), the associated resistance increases. Typical values for processes currently in use range from  $.25\Omega$  to a few tens of  $\Omega$ s. For low-resistance interlayer connections multiple contacts are used.

## 4.3 Capacitance Estimation

The dynamic response (e.g., switching speed) of MOS systems are strongly dependent on the parasitic capacitances associated with the MOS device and interconnection capacitances that are formed by metal, poly, and diffusion wires (often called “runners”) in concert with transistor and conductor resistances. The total load capacitance on the output of a CMOS gate is the sum of

- gate capacitance (of other inputs connected to the output of the gate),
- diffusion capacitance (of the drain regions connected to the output), and
- routing capacitance (of connections between the output and other inputs).

Understanding the source of parasitic loads and their variations is essential in the design process, where system performance in terms of the speed of the system form part of the design specification.


We will first examine the characteristics of an MOS capacitor. Following this, the MOS transistor gate capacitance, source/drain capacitance, and routing capacitance will be estimated.

### 4.3.1 MOS-Capacitor Characteristics

The capacitance-voltage characteristics of an MOS capacitor (that is an MOS transistor without source or drain) depend on the state of the semiconductor surface. Depending on the gate voltage, the surface may be in

- accumulation.
- depletion.
- inversion.

Referring to the p-substrate structure shown in Fig. 4.3(a), an accumulation layer is formed when  $V_g < 0$  ( $V_g > 0$  for n-substrate). The negative charge on the gate attracts *holes* toward the silicon surface. When an *accumulation* layer is present, the MOS structure behaves like a parallel-plate capacitor. The gate conductor forms one plate of the capacitor; the high concentration of holes in a p-substrate



**FIGURE 4.3** MOS capacitance (a) accumulation, (b) depletion, (c) inversion, (d) variation as a function of  $V_{gs}$

(n-device) forms the second plate. Since the accumulation layer is directly connected to the substrate, the gate capacitance may be approximated by

$$C_o = \left( \frac{\epsilon_{SiO_2} \epsilon_0}{t_{ox}} \right) A, \quad (4.4)$$

where

$A$  = area of gate

$\epsilon_{SiO_2}$  = dielectric constant (or relative permittivity of  $SiO_2$ , taken as 3.9).

$\epsilon_0$  = permittivity of free space

When a small positive voltage is applied to the gate with respect to the substrate, a *depletion* layer is formed in the p-substrate directly under the gate (Fig. 4.3b). The positive gate voltage repels holes, leaving a negatively charged region depleted of carriers. A corresponding effect occurs in an n-substrate device for a small negative gate voltage.

Since the magnitude of the charge density per unit area in the surface depletion region is dependent on the doping concentration ( $N$ ), electronic charge ( $q$ ), and the depth of the surface depletion region ( $d$ ), increasing the gate to substrate voltage also increases  $d$ . The depletion capacitance,  $C_{dep}$  (Fig. 4.3c), is given by

$$C_{dep} = \left( \frac{\epsilon_0 \epsilon_{Si}}{d} \right) A, \quad (4.5)$$

where

$d$  = depletion layer depth

$\epsilon_{Si}$  = dielectric constant of silicon, taken as 12.

Thus as the depth of the depletion region increases, the capacitance from gate to substrate will decrease. The total capacitance from gate to substrate under depletion conditions can be regarded as being due to the gate oxide capacitance,  $C_o$  in series with  $C_{dep}$ ; specifically,

$$C_{gb} = \frac{C_o C_{dep}}{C_o + C_{dep}}. \quad (4.6)$$

As the gate voltage is further increased, minority carriers (electrons for the p-substrate) are attracted toward the surface. This effectively inverts the silicon at the surface and creates an n-type channel. Surface inversion yields a relatively high conductivity layer under the gate, which restores the low-frequency capacitance to  $C_o$ . Because of the limited supply of carriers (electrons) to the inversion layer, the surface charge is not able to track fast moving gate voltages. Hence the dynamic capacitance remains the same as for the maximum depletion situation:

$$\begin{aligned} C_{gb} &= C_o; && \text{low frequency } (< 100\text{Hz}) \\ &= \frac{C_o C_{dep}}{C_o + C_{dep}} = C_{min}; && \text{high frequency} \end{aligned}$$

Figure 4.3(d) plots the dynamic gate capacitance as a function of gate voltage. The minimum capacitance  $C_{min}$  depends on the depth of the depletion region which depends in turn on such parameters as the substrate doping density. For instance, for a gate oxide thickness of 100–200 Å the ratio  $C_{min}/C_{ox}$  varies from .02–.3 for  $N_A$  varying from  $1 \times 10^{-14} \text{ cm}^{-3}$  to  $5 \times 10^{-15} \text{ cm}^{-3}$ .

### 4.3.2 MOS Device Capacitances

So far, we have considered the MOS capacitor in isolation. Figure 4.4 is a diagrammatic representation of the parasitic capacitances of an MOS transistor. In this model and in the subsequent analysis the overlap of the gate over the drain and source is assumed to be zero, a simplification that is valid to a first order in self-aligned silicon gate processes.

In Fig. 4.4, the following capacitive components have been identified:

- $C_{gs}$ ,  $C_{gd}$  = gate-to-channel capacitances, which are lumped at the source and the drain regions of the channel, respectively.
- $C_{sb}$ ,  $C_{db}$  = source and drain-diffusion capacitances to bulk (or substrate) (see Section 4.3.3).
- $C_{gb}$  = gate-to-bulk capacitance.

It is now possible to view the model in terms of circuit symbols. This is illustrated in Fig. 4.5. The total gate capacitance  $C_g$  of an MOS transistor is given by


$$C_g = C_{gb} + C_{gs} + C_{gd}. \quad (4.7)$$

The behavior of the gate capacitance of an MOS device can be explained in terms of the following simple models in the three regions of operation:


1. *Off region*, where  $V_{gs} < V_t$ . When the MOS device is "OFF," there is no channel, and hence  $C_{gs} = C_{gd} = 0$ .  $C_{gb}$  can be modeled as the series combination of the two capacitors ( $C_o$  and  $C_{dep}$ ), as shown in Fig. 4.3(d).
2. *Non-saturated region*, where  $V_{gs} - V_t > V_{ds}$ . As a result of the formation of the channel, the gate-to-channel capacitances,  $C_{gs}$  and  $C_{gd}$ , now become significant. These capacitances are dependent on gate voltage. Their values can be conservatively estimated as

$$C_{gd} = C_{gs} = \frac{1}{2} \left( \frac{\epsilon_0 \epsilon_{SiO_2}}{t_{ox}} \right) A. \quad (4.8)$$

$C_{gb}$  effectively falls to zero.



**FIGURE 4.4** Process cross section showing parasitic capacitance for an MOS transistor



**FIGURE 4.5** Circuit symbols for parasitic capacitance

3. *Saturated region*, where  $V_{gs} - V_t < V_{ds}$ . In this mode the channel is heavily inverted. The drain region of the channel is pinched off, causing  $C_{gd}$  to be zero.  $C_{gs}$  increases to approximately


$$\frac{2}{3} \left( \frac{\epsilon_0 \epsilon_{SiO_2}}{t_{ox}} \right) A.$$

The behavior of the input capacitances in the three regions of operation can be approximated as shown in Table 4.3. Experimentally, the  $C_{gs}$  and  $C_{gd}$  of a long channel n-transistor ( $W = 49.2\mu$ ,  $L = 4.5\mu$ ) is shown in Fig. 4.6(a).<sup>4</sup>


**TABLE 4.3** Approximation of intrinsic MOS gate capacitance

Parameter	CAPACITANCE		
	Off	Non-saturated	Saturated
$C_{gb}$	$\frac{\epsilon A}{t_{ox}}$	0	0
$C_{gs}$	0	$\frac{\epsilon A}{2t_{ox}}$	$\frac{2\epsilon A}{3t_{ox}}$
$C_{gd}$	0	$\frac{\epsilon A}{2t_{ox}}$	0 (finite for short channel devices)
$C_g = C_{gb} + C_{gs} + C_{gd}$	$\frac{\epsilon A}{t_{ox}}$	$\frac{\epsilon A}{t_{ox}}$	$\frac{2\epsilon A}{3t_{ox}} \rightarrow \frac{.9 \epsilon A}{t_{ox}}$ (short channel)

This graph shows the normalized capacitances varying as a function of  $V_{ds}$  for a number of  $V_{gs}-V_t$  values. The variation for a short channel transistor is shown in Fig. 4.6(b). Here the length of the transistor is  $0.75\mu$ . Of particular



(a)



(b)

**FIGURE 4.6** Total gate capacitance of an MOS transistor as a function of  $V_{gs}$  (© IEEE 1987)

importance is the finite value of  $C_{gd}$  in saturation. This is due to channel side fringing fields between the gate and drain. More accurate modeling of the MOS transistor capacitances may be achieved by using a charge based model.<sup>5,6</sup> For the purposes of delay calculation for digital circuits, we can conservatively approximate  $C_g = C_o$ .

Another way of stating this approximation is


$$C_g = C_{ox} A \tag{4.9}$$

where  $C_{ox}$  is in the “thin-oxide” capacitance per unit area given by

$$C_{ox} = \frac{\epsilon_0 \epsilon_{SiO_2}}{t_{ox}} \tag{4.10}$$

With a thin-oxide thickness in the order of 100→200 Å, the value of  $C_{ox}$  is

$$C_{ox} = \frac{3.9 \times 8.854 \times 10^{-14}}{(100 - 200) \times 10^{-8}} \approx \left( 35 \rightarrow 17 \times 10^{-4} \text{ pF}/\mu\text{m}^2 \right) \quad (t_{ox} = 100 \rightarrow 200 \text{ \AA}).$$



**FIGURE 4.7** Physical Layout of a unit MOS Transistor for Capacitance Estimation

Approximation of the gate capacitance may now be undertaken by simply taking the above value and multiplying it by the gate area. For example, the input (or gate) capacitance of a typical MOS transistor shown in Fig. 4.7, with  $\lambda = 0.5 \mu\text{m}$ ,  $W = 2 \mu\text{m}$ , and  $L = 1 \mu\text{m}$ ,  $t_{ox} = 150 \text{ \AA}$ , is

$$C_g (\text{intrinsic}) = 2 \times 25.5 \times 10^{-4} \text{ pF} \approx .005 \text{ pF}$$

We will refer to this transistor as a “unit transistor”—a transistor that can be conveniently connected to metal at source and drain. It is the same width as a metal-diffusion contact. (You may elect to call a unit transistor one with the minimum width of the active region.)

### 4.3.3 Diffusion (source/drain) Capacitance

Shallow  $n^+$  and  $p^+$  diffusions form the source and drain terminals of n- and p-channel devices. Diffusion regions are also used as wires. All diffusion regions have a capacitance to substrate that depends on the voltage between the diffusion regions and substrate (or well), as well as on the effective area

fusion capacitance  $C_d$  is proportional to the total diffusion-to-substrate junction area. As shown in Fig. 4.8(a), this is a function of “base” area and also of the area of the “sidewall” periphery. The latter occurs because the diffusion region has a finite depth ( $X_c$ ). It is also affected by field implants (increases capacitance) and LOCOS (reduces capacitance). Sidewall capacitance can be characterized (assuming constant depth diffusion) by a periphery-capacitance per unit length. The model generally used is shown in Fig. 4.8(b). Total  $C_d$  can be represented by

$$C_d = C_{ja} \times (ab) + C_{jp} \times (2a + 2b), \tag{4.11}$$

where

- $C_{ja}$  = junction capacitance per  $\mu^2$
- $C_{jp}$  = periphery capacitance per  $\mu$
- $a$  = width of diffusion region ( $\mu$ )
- $b$  = length of diffusion region ( $\mu$ ).




FIGURE 4.8 Area and peripheral components of diffusion capacitance

**TABLE 4.4 Typical Diffusion Capacitance Values (1 $\mu$  n-well Process)**

	n-DEVICE (OR WIRE)	p-DEVICE (OR WIRE)
$C_{ja}$	$3 \times 10^{-4} pF/\mu m^2$	$5 \times 10^{-4} pF/\mu m^2$
$C_{jp}$	$4 \times 10^{-4} pF/\mu m$	$4 \times 10^{-4} pF/\mu m$

Note that the capacitance contributed by the sidewall facing the channel will be reduced somewhat by the presence of the channel-depletion region and the fact there is no field implant or LOCOS.

An obvious factor that emerges from Eq. (4.11) is that, as the diffusion area is reduced (through scaling, to be discussed later), the relative contribution of the peripheral capacitance becomes more important. Typical values for diffusion capacitances are shown in Table 4.4 for both n- and p-channel devices.

These simple capacitance calculations assume zero DC bias across the junction. Since the thickness of the depletion layer depends on the voltage across the junction, both  $C_{ja}$  and  $C_{jp}$  are functions of junction voltage,  $V_j$ . A general expression that describes the junction capacitance is

$$C_j = C_{j0} \left( 1 - \frac{V_j}{V_b} \right)^{-m}, \quad (4.12)$$

where

$V_j$  = junction voltage (negative for reverse bias)

$C_{j0}$  = zero bias capacitance; ( $V_j = 0$ )

$V_b$  = built-in junction potential  $\sim 0.6$  volts

and  $m$  is a constant, that depends on the distribution of impurities near the junction and whether the junction is due to the bottom or the side of the diffusion. In practical models,  $m$  has an effective value of from 0.3 (for a graded junction) to 0.5 (for an abrupt junction).

The diffusion capacitance forms the  $C_{sb}$  and  $C_{db}$  components of the MOS device capacitance shown in Fig. 4.5.

#### 4.3.4 SPICE Modeling of MOS Capacitances

Detailed modeling of circuit timing usually is completed with a circuit simulator such as SPICE. This section examines the SPICE MOSFET call and the MOSFET MODEL statement as relating to device capacitances.

The MOSFET (and the corresponding model) call in SPICE is shown below.

```

M1 4 3 5 0 NFET W=4U L=1U AS=15P AD=15P PS=11.5U PD=11.5U
.
.
.MODEL NFET NMOS
+ TOX=200E-8
+ CGBO=200P CGSO=600P CGDO=600P
+ CJ=200U CJSW=400P MJ=0.5 MJSW=0.3 PB=0.7
+ .....
.
.

```

This SPICE netlist fragment specifies an n-channel transistor element card M1, which uses an NMOS model called NFET. The terminal connections specify the drain connected to node 4, the gate connected to node 3, the source connected to node 5, and the substrate connected to node 0. M1 is a  $4\mu$  ( $W=4U$ ) wide by  $1\mu$  ( $L=1U$ ) long transistor with source and drain areas of  $15\mu^2$  ( $AS=15P$   $AD=15P$ ). The source and drain peripheries are  $11.5\mu$  ( $PS=11.5U$   $PD=11.5U$ ).

The start of the MODEL statement is signified by the .MODEL line. The second line on the model card specifies the thin-oxide thickness ( $TOX=200E-8$ ). This allows SPICE to calculate the voltage-dependent gate capacitance. The maximum value is

$$\begin{aligned}
 C_{g(\text{intrinsic})} &= W \times L \times C_{ox} = 4 \times 1 \times 17 \times 10^{-4} pF \\
 &= 0.0068 pF.
 \end{aligned}$$

In the analysis in Section 4.3.2 we assumed that the gate did not overlap the source or drain. In practice this is usually not so. Even if the physical overlap is zero, fringing fields can contribute to these capacitances. To account for this, extrinsic values of  $C_{gso}$ ,  $C_{gdo}$ , and  $C_{gbo}$  are added to  $C_{gs}$ ,  $C_{gd}$ , and  $C_{gb}$ . These are specified in the next line of the SPICE MOSFET model by CGSO, CGDO, and CGBO.  $C_{gbo}$  occurs due to the polysilicon extension beyond the channel. Thus it is multiplied by the length of the transistor to yield a resulting capacitance.  $C_{gso}$  and  $C_{gdo}$  represent the gate-to-source/drain capacitance due to overlap in the physical structure of the transistor. They are multiplied by the width of the device to yield a final capacitance. Typical values for  $C_{gbo}$  range from effectively 0 to  $300 \times 10^{-12} F/m$ . Typical values for  $C_{gdo}$  and  $C_{gso}$  are  $200 \times 10^{-12} F/m$ .

In this example, the extrinsic gate capacitance for a typical MOS transistor is

$$\begin{aligned} C_{g(\text{extrinsic})} &= (W \times C_{gso}) + (W \times C_{gdo}) + (2L \times C_{gbo}) \\ &= \left(4 \times 3 \times 10^{-4}\right) + \left(4 \times 3 \times 10^{-4}\right) + 2 \times \left(1 \times 2 \times 10^{-4}\right) pF \\ &= .0028 pF. \end{aligned}$$

In SPICE the capacitance of a source or drain diffusion is calculated as follows:

$$C_j = \left( \text{Area} \times CJ \times \left(1 + \frac{VJ}{PB}\right)^{-MJ} \right) + \left( \text{Periphery} \times CJSW \times \left(1 + \frac{VJ}{PB}\right)^{-MJSW} \right), \quad (4.13)$$

where

$CJ$  = the zero-bias capacitance per junction area

$CJSW$  = the zero-bias-junction capacitance per junction periphery

$MJ$  = the grading coefficient of the junction bottom

$MJSW$  = the grading coefficient of the junction sidewall

$VJ$  = the junction potential

$PB$  = the built-in voltage (~0.4–0.8 volts)

$\text{Area}$  =  $AS$  or  $AD$ , the area of the source or drain

$\text{Periphery}$  =  $PS$  or  $PD$ , the periphery of the source or drain.

$PB$ ,  $CJ$ ,  $CJSW$ ,  $MJ$ , and  $MJSW$  are specified in the model card.  $AS$ ,  $AD$ ,  $PS$ , and  $PD$  are specified by the element card.  $VJ$  is built in and  $VB$  depends on circuit conditions. At  $VJ = 2.5$  volts (half rail),

$$\begin{aligned} C_{j\text{drain}} &= \left[ 15 \times 10^{-12} \times 2 \times 10^{-4} (1 + 2.5/0.7)^{-0.5} \right] + \\ &\quad \left[ 11.5 \times 10^{-6} \times 4 \times 10^{-10} (1 + 2.5/0.7)^{-0.3} \right] pF \\ &= \left( 15 \times 2 \times 10^{-4} \times .47 \right) + \left( 11.5 \times 4 \times 10^{-4} \times .63 \right) pF \\ &= .0014 pF + .0029 pF \\ &= .0043 pF. \end{aligned}$$

Summarizing these capacitances then,

$$C_{g\text{total}} = 0.015 + .0052 = .02 pF$$

$$C_{\text{drain}} = C_{\text{source}} = .0043 pF (@ 2.5 \text{ volts}).$$


Thus, in this process, the gate capacitance of an n-channel device is about 4.5 times the source/drain capacitance. Bearing in mind that the fan-out of a gate might range from 1 to 10, it can be seen that the gate capacitance dominates the loading in current CMOS technologies. On a historical note, in the first edition of this book, in the example given above, the source/drain capacitance was about two times the gate capacitance. This was primarily because the gate oxides were around 500 Å and the diffusions were deeper and thus had much higher peripheral capacitance contributions. Always check the particular technology in which you are designing to become familiar with the relative importance of the stray capacitance terms!

*Note:* Some designers prefer to set the MOS diffusion capacitances to zero (i.e.,  $AD = AS = PS = PD = 0$ ) and model each source/drain as an appropriately dimensioned diode. This is done to have more control over the area and also to model the effects of leakage.


### 4.3.5 Routing Capacitance

#### 4.3.5.1 Single Wire Capacitance

Routing capacitances between metal and poly layers and the substrate can be approximated using a parallel-plate model ( $C = (\epsilon/t)A$ ), where  $A$  is area of the parallel-plate capacitor,  $t$  is the insulator thickness, and  $\epsilon$  is the permittivity of the insulating material between the plates. The parallel-plate approximation, however, ignores fringing fields that occur at the edges of the conductor due to its finite thickness. In addition, a conductor can exhibit capacitance to an adjacent conductor on the same layer. These are shown in Fig. 4.9. The effect of fringing fields is to increase the effective area of the plates. A detailed analysis of the field lines using field theory can yield the actual capacitance of a given structure. Due to the computational burden of calculating this for large numbers of conductors, a number of authors have proposed approximations to this calculation.<sup>7</sup> One approximation treats the



**FIGURE 4.9** Effect of fringing fields on capacitance



**FIGURE 4.10**  
Simple Capacitance  
Model to Account for  
Fringing Fields

conductor as a rectangular middle section with two hemispherical end caps, as shown in Fig. 4.10.<sup>8</sup> The total capacitance is assumed to be the sum of a parallel-plate capacitor of width  $w - t/2$  and a cylindrical capacitor of radius  $t/2$ . This results in an expression for the capacitance as follows:

$$C = \varepsilon \left[ \frac{w - \frac{t}{2}}{h} + \frac{2\pi}{\ln \left\{ 1 + \frac{2h}{t} + \sqrt{\frac{2h}{t} \left[ \frac{2h}{t} + 2 \right]} \right\}} \right], \quad (4.14)$$

where

$w$  = the width of the conductor

$h$  = the insulator thickness

$t$  = the conductor thickness

$\varepsilon$  = the permittivity of the insulator.

This formula is accurate within 10% for  $w \geq t/2$  and  $t \approx h$ .


An empirical formula that is computationally efficient and relatively accurate<sup>9</sup> is given by

$$C = \varepsilon \left[ \left( \frac{w}{h} \right) + 0.77 + 1.06 \left( \frac{w}{h} \right)^{0.25} + 1.06 \left( \frac{t}{h} \right)^{0.5} \right]. \quad (4.15)$$

As a result of the contribution of fringing fields to the capacitance of a conductor and mutual capacitance, poly and metal lines will actually have a higher capacitance than that predicted by the parallel-plate model. Methods for more accurately computing the fringing factor can be found in Ruehli et al.<sup>10</sup>

#### 4.3.5.2 Multiple Conductor Capacitances

Modern CMOS processes usually have multiple routing layers and the capacitance interactions between layers can become quite complex. Three-dimensional field simulators are used to accurately compute the capacitance of conductor structures.<sup>11</sup> However, these simulations are too complex to perform on the many signal nets that might be in a CMOS chip. Thus empirical formulae are sought that model the capacitance of structures to a close approximation. This section will describe one such set of formulae based on the work of Chern, Huang et al.<sup>12</sup>



**FIGURE 4.11** Multilevel-layer capacitance model

The model for the routing structure is shown in Fig. 4.11. It consists of three potential layers:

- A top ground plane.
- The conductor of interest.
- A bottom ground plane.

The capacitance of the middle layer (conductor of interest) is divided into three components:


- The line-to-ground capacitance.
- The line-to-line capacitance.
- The crossover capacitance.

In Fig. 4.12, the capacitance of middle layer 2 to ground ( $C_2$ ) consists of the capacitance to layer 3 ( $C_{23}$ ), the capacitance to layer 1 ( $C_{21}$ ), and the capacitance between other parallel conductors on layer 2 ( $C_{22}$ ). Thus

$$C_2 = C_{21} + C_{23} + C_{22}. \quad (4.16)$$

The capacitances  $C_{21}$  and  $C_{23}$  will be given by formulae for crossover capacitance. The line to line capacitance  $C_{22}$  is affected by the presence or absence of layer-1 and layer-3 ground planes. For this reason  $C_{22}$  is constructed from the weighted sum of these two conditions:

$$C_{22} = AC_{(\text{line-to-line, 2 ground planes})} + BC_{(\text{line-to-line, isolated})}. \quad (4.17)$$



**FIGURE 4.12** Specific capacitances in a three-layer-metal system

where  $A + B = 1$ . The weighting factors are given as

$$A = \frac{R}{(P_1 + P_3)} \tag{4.18a}$$

$$B = \frac{O}{(P_1 + P_3)}, \tag{4.18b}$$

where

$P_1 = (W_1 + S_1)$ , the layer-1 pitch, ( $W_n$  is the width on layer  $n$ ,

$S_n$  is the spacing on layer  $n$ ),

$P_3 = (W_3 + S_3)$ , the layer-3 pitch,

and  $R$  and  $O$  are determined by

$$\begin{aligned} R &= W_1 + 2T_1 + W_3 + 2T_3 && \text{for } S_1 \geq 2T_1 \text{ and } S_3 \geq 2T_3 \\ R &= W_1 + S_1 + W_3 + 2T_3 && \text{for } S_1 < 2T_1 \text{ and } S_3 \geq 2T_3 \\ R &= W_1 + 2T_1 + W_3 + S_3 && \text{for } S_1 \geq 2T_1 \text{ and } S_3 < 2T_3 \\ R &= W_1 + S_1 + W_3 + S_3 && \text{for } S_1 < 2T_1 \text{ and } S_3 < 2T_3 \text{ (} T_n \text{ is the thick-} \\ &&& \text{ness of the conductor on layer } n\text{)}. \end{aligned}$$

$R$  is the measure of the ground-plane coverage, which is dependent on  $W_1$  and  $W_3$  with a sidewall contribution due to  $T_1$  and  $T_3$ .

$$\begin{aligned} O &= S_1 - 2T_1 + S_3 - 2T_3 && \text{for } S_1 \geq 2T_1 \text{ and } S_3 \geq 2T_3 \\ O &= S_3 - 2T_3 && \text{for } S_1 < 2T_1 \text{ and } S_3 \geq 2T_3 \\ O &= S_1 - 2T_1 && \text{for } S_1 \geq 2T_1 \text{ and } S_3 < 2T_3 \\ O &= 0.0 && \text{for } S_1 < 2T_1 \text{ and } S_3 < 2T_3 \text{ (continuous} \\ &&& \text{upper and lower ground planes)} \end{aligned}$$

The term  $O$  measures the amount of space and hence the capacitance to a ground plane. The capacitance is corrected for sidewall contributions when the conductors are widely spaced.

The capacitance formulae are as follows:

### Line-to-ground Capacitance

*One-ground plane:*

$$\frac{C}{\epsilon} = \frac{W}{H} + 3.28 \left( \frac{T}{T + 2H} \right)^{0.023} \left( \frac{S}{S + 2H} \right)^{1.16} \tag{4.19}$$

Two-ground planes:

$$\frac{C}{\epsilon} = \frac{W}{H} + 1.086 \left( 1 + 0.685 e^{\frac{-T}{1.343S}} - 0.9964 e^{\frac{-S}{1.421H}} \right) \times \left( \frac{S}{S+2H} \right)^{0.0476} \times \left( \frac{T}{H} \right)^{0.337} \quad (4.20)$$

### Line-to-line Capacitance

One-ground plane:

$$\begin{aligned} \frac{C}{\epsilon} = & 1.064 \left( \frac{T}{S} \right) \times \left( \frac{T+2H}{T+2H+0.5S} \right)^{0.695} \\ & + \left( \frac{W}{W+0.8S} \right)^{1.4148} \times \left( \frac{T+2H}{T+2H+0.5S} \right)^{0.804} \\ & + 0.831 \left( \frac{W}{W+0.8S} \right)^{0.055} \times \left( \frac{2H}{2H+0.5S} \right)^{3.542} \end{aligned} \quad (4.21)$$

Two-ground planes:

$$\begin{aligned} \frac{C}{\epsilon} = & \frac{T}{S} \left( 1 - 1.897 e^{\frac{-H}{0.31S} - \frac{-T}{2.474S}} \right. \\ & \left. + 1.302 e^{\frac{-H}{0.082S}} - 0.1292 e^{\frac{-T}{1.326S}} \right) \\ & + 1.722 \left( 1 - 0.6548 e^{\frac{-W}{0.3477H}} \right) e^{\frac{-S}{0.651H}} \end{aligned} \quad (4.22)$$

### Crossover Capacitance

$$\begin{aligned} \frac{C}{\epsilon} = & \frac{W_1 W_2}{H} \\ & + 0.9413 FC(T_1, S_1) 2W_2 \left( \frac{S_1}{S_1 + 0.01H} \right)^{0.2} \\ & + 0.9413 FC(T_2, S_2) 2W_1 \left( \frac{S_2}{S_2 + 0.01H} \right)^{0.2} \end{aligned} \quad (continued)$$

$$\begin{aligned}
 &+ 1.14 FC(T_1, S_1) (S_2 S_1)^{0.5} \left(\frac{W_2}{H}\right)^{0.182} \\
 &+ 1.14 FC(T_2, S_2) (S_2 S_1)^{0.5} \left(\frac{W_1}{H}\right)^{0.182},
 \end{aligned}$$

where

$$FC(T, S) = \left( 1 - 0.326e^{\frac{-T}{0.133S}} - 0.959e^{\frac{-S}{1.966H}} \right) \tag{4.23}$$


- $C/\epsilon$  = the normalized capacitance (per unit length of conductor)
- $\epsilon$  = the dielectric permittivity of the insulator between the conductors
- $W$  = the width of a metal line
- $T$  = the thickness of a metal line
- $H$  = the thickness of the dielectric between conductors
- $S$  = the clear space between parallel conductors
- numerical subscripts refer to two crossing conductor layers.

The valid range for these formulae is

$$\begin{aligned}
 0.3 &\leq \frac{W}{H} \leq 10 \\
 0.3 &\leq \frac{S}{H} \leq 10 \rightarrow \text{cutoff } S/H = 10 \\
 0.3 &\leq \frac{T}{H} \leq 10.
 \end{aligned}$$

For each layer in the process, the above formulae can be applied to estimate the capacitance of a given conductor. Consider the simplified process cross section shown in Fig. 4.13 for a two-level-metal process. The following dielectric and conductor thicknesses have been used:

Thin-oxide	200 Å
Field-oxide	6000 Å
Polysilicon	3000 Å
M1-poly-oxide	6000 Å
Metal1	6000 Å
M1-M2-oxide	6000 Å



**FIGURE 4.13** A process cross section showing inter-layer capacitances


Metal2            12000 Å  
 Passivation      20000 Å

The shielding conditions for the cross section views are shown in Table 4.5.

The capacitance of routing layers may be calculated directly from the parameters and the appropriate formulae for each piece of geometry in a layout. However, many times even this is too much computation to undertake on a large circuit. Thus it is common to calculate the area of a conductor and then apply a weighting factor dependent on the conductor size and routing density. The weighting factor can be determined from a graph such as the one shown in Fig. 4.14,<sup>13</sup> which is in turn computed from the formulae above and the appropriate conductor thicknesses and separations. Usually chip manufacturers will supply area capacitance and perimeter capacitance figures for each layer that are backed up by measurement of capacitance test

**TABLE 4.5 Parasitic Capacitance Table**

CONDITION	LAYER	LINE-TO-GROUND EQUATION	LINE-TO-LINE EQUATION
A	Poly-substrate	4.19	4.21
B	Metal2-substrate	4.19	4.21
C	Poly-metal2	4.20	4.22
D	Metal1-substrate	4.20	4.22
E	Metal1-poly	4.20	4.22
E	Metal1-metal2	4.20	4.22
F	Metal1-diffusion	4.20	4.22
G	Metal2-diffusion	4.19	4.21



**FIGURE 4.14** Typical conductor capacitances as a function of spacing; © IEEE 1992

structures. It is often prudent to include test structures on chips that enable the designer to independently calibrate a process to a set of design tools. These structures might range from simple ring-oscillators using inverters, NAND and NOR gates to structures that drive long, closely coupled lines in antiphase (which maximizes the effective coupling capacitance).

Other approaches to capacitance modeling may be found in the literature.<sup>14,15,16,17,18</sup> A recent technique that recognizes the type of structures predominantly found in today's CMOS ICs uses a technique called the "missing neighbor model."<sup>19</sup> This technique uses a table-lookup method to detect the presence or absence of adjacent conductor segments in regular routing channels. Because these channels form the majority of interconnect on all gate-array, standard-cell, and most current custom chips, the model has wide applicability. The basic numerical data is calculated by using a two-dimensional Poisson solver that finds the capacitance of a conductor in the vicinity of other conductors that are grounded.

When calculating stray capacitance values, one must keep in mind the actual dimensions that layers assume on the chip, rather than the drawn dimensions. For instance, a metal wire might be drawn at  $1\mu$  but end up being etched to  $0.75\mu$ . In addition the manufacturing tolerance on the width might be  $\pm 0.25\mu$ . Also, the dielectric thicknesses will vary within manufacturing tolerances. One normally uses the worst-case value (i.e., the maximum width and thinnest dielectrics) for delay and dynamic power calculations and the minimum width and maximum thickness dielectrics for race calculations. On the other hand when calculating RC delays, the minimum width of a conductor might be used.

### 4.3.6 Distributed RC Effects

The propagation of a signal along a wire depends on many factors, including the distributed resistance and capacitance of the wire, the impedance of the

driving source, and the load impedance. For very long wires with appreciable sheet resistance propagation delays caused by distributed resistance capacitance ( $RC$ ) in the wiring layer can dominate. This transmission-line effect is particularly severe in poly wires because of the relatively high resistance of this layer but can be of equal importance in silicide wires and heavily loaded metal wires. A long wire can be represented in terms of several  $RC$  sections, as shown in Fig. 4.15.

The response at node  $V_j$  with respect to time is then given by

$$\begin{aligned}
 C \frac{dV_j}{dt} &= (I_{j-1} - I_j) \\
 &= \frac{(V_{j-1} - V_j)}{R} - \frac{(V_j - V_{j+1})}{R}
 \end{aligned}
 \tag{4.24}$$

As the number of sections in the network becomes large (and the sections become small), the above expression reduces to the differential form:


$$rc \frac{dV}{dt} = \frac{d^2 V}{dx^2},
 \tag{4.25}$$

where

- $x$  = distance from input
- $r$  = resistance per unit length
- $c$  = capacitance per unit length.

The form of this relation is that of the well-known diffusion equation. The solution for the propagation of a voltage step along the wire shows that the rise/fall delay,  $t_x$ , along a wire of length  $x$  is

$$t_x = kx^2,
 \tag{4.26}$$



**FIGURE 4.15**  
Representation of long wire in terms of distributed  $RC$  sections

where  $k$  is a constant. Alternatively, a discrete analysis of the circuit shown in Fig. 4.15 yields an approximate signal delay of

$$t_n = 0.7 \times \frac{RCn(n+1)}{2}, \tag{4.27}$$

where

$n$  = number of sections.

(The 0.7 factor accounts for a rise/fall delay to half rail.)

As  $n$  becomes very large (i.e., as the individual sections become very small), this reduces to

$$t_1 = 0.7 \frac{rc l^2}{2}, \tag{4.28}$$

where

$r$  = resistance per unit length

$c$  = capacitance per unit length


$l$  = length of the wire.

The  $l^2$  term in Eq. (4.28) shows that signal delay will be totally dominated by this RC effect for very long signal paths.

To illustrate the delays that can occur, we first consider the problem of running a long polysilicon wire in a single-metal process. (This was a frequent requirement in these processes for signals such as word lines in memories. In two-level-metal processes, poly should never be used for more than local interconnect or very slow global interconnect.) To optimize speed of a long poly line, one possible strategy is to segment the line into several sections and insert buffers within these sections. Figure 4.16 shows a poly bus of length 2 mm that has been divided into two 1-mm sections. For  $r = 20 \Omega/\mu\text{m}$  and  $c = 4 \times 10^{-4} \text{ pF}/\mu\text{m}$ , Eq. (4.28) yields

$$t_1 = 0.7 \times 4 \times 10^{-15} l^2$$

for the delay of a 1-mm section.



**FIGURE 4.16**  
Segmentation of an RC line using a buffer

Assuming that the delay associated with the buffer is  $\tau_{buf}$  the total delay for this bus is

$$\begin{aligned} t_p &= 2.8 \times 10^{-15} (1000)^2 + \tau_{buf} + 2.8 \times 10^{-15} (1000)^2 \\ &= 2.8 \text{ ns} + \tau_{buf} + 2.8 \text{ ns} \\ &= 5.6 \text{ ns} + \tau_{buf} \end{aligned}$$

This may be contrasted with the situation in which the buffer is missing, which yields

$$t_p = 11.2 \text{ ns.}$$

Thus by keeping  $\tau_{buf}$  small, significant gain can be obtained through appropriately segmenting the bus. The buffer delay,  $\tau_{buf}$  does, in fact, depend on the resistance of the first section of the bus and on the capacitance of the second section of the bus. The relative importance of these two terms depends on other circuit parameters, such as final load capacitance. In some situations, it may be preferable to use a wide poly wire to reduce overall series resistance at the expense of capacitance.

The advent of two-level-metal processes and silicided polysilicon have reduced the need for interconnections in native polysilicon. Usually, only metal is used for interconnect in these processes. However, in structures such as RAMs, silicided word lines might be used to reduce the size of the layout. As circuit speeds have increased, even metal connections can give rise to  $RC$ -delay effects, especially in heavily loaded clock lines. Consider a  $50pF$  clock load distributed over a 10 mm chip in  $1\mu$  metal. Assuming the clock travels along two edges with the clock buffer in one corner, the total clock length might be 20 mm. Assuming the  $50pF$  is distributed along the line, the delay to the end is ( $r = .05 \Omega/\mu\text{m}$ ,  $c = 50pF/20\text{mm}$ )

$$\begin{aligned} t_p &= 0.7 \times 6.25 \times 10^{-17} \times (20000)^2 \\ &= 17.5 \text{ ns.} \end{aligned}$$

Buffers might solve this problem, but a more straightforward method to solve this skew problem is to widen the clock line and distribute the clock line from the top center of the chip. This decreases  $r$ , while increasing  $c$  a tiny bit. It also reduces  $l$ , thus reducing the skew to a manageable number. For instance, reducing  $l$  to 10 mm and increasing the clock line width to  $20 \mu\text{m}$ , results in

$$\begin{aligned} t_p &= 0.7 \times .625 \times 10^{-17} \times (10000)^2 \\ &= .44 \text{ ns.} \end{aligned}$$

Clock distribution is an important problem in high-speed, high-density chips. The above calculations are typical of the kind that have to be made in high-speed circuits to ensure correct temporal operation of a chip.

A model for the distributed RC delay, which takes driver and receiver loading into account, is shown in Fig. 4.17.  $R_s$  is the output resistance of the driver;  $C_l$  is the receiver input capacitance;  $R_t$  and  $C_t$  are the total, lumped resistance and capacitance of the line; and  $\tau$  is the RC delay calculated using Eq. (4.28)  $-(rc l^2/2)$ . Such a model yields results that are very economical in terms of computation and, more importantly, are accurate enough for most design purposes. The approximations described in this section can (and should) be verified via simulation to check the accuracy of any critical RC delay problem.




FIGURE 4.17 Simple model for RC delay calculation

### 4.3.7 Capacitance Design Guide

As a guide to the design process and, in particular, to the choice of routing layers, Table 4.6 is provided. It shows representative capacitance values (no fringing) for a 1  $\mu\text{m}$  ( $\lambda = 0.5 \mu\text{m}$ ) n-well CMOS process. As an approximation, the area of the routing capacitance can be doubled to account for fringing capacitance.

TABLE 4.6 Typical 1  $\mu\text{m}$  CMOS capacitances

PARAMETER	CAPACITANCE (ATTO FARADS ( $10^{-18}$ )/ $\mu\text{m}^2$ )	COMMENTS
$C_{jan}$	300	n-diffusion area—varies widely with process
$C_{jpn}$ (aF/ $\mu\text{m}$ )	400	n-diffusion periphery—varies widely with process
$C_{jap}$	500	p-diffusion area—varies widely with process
$C_{jpp}$ (aF/ $\mu\text{m}$ )	400	p-diffusion periphery—varies widely with process
$C_{gs}$	1800	Gate capacitance—increases as $t_{ox}$ thins
$C_p$	50	Poly-over field oxide
$C_{m1}$	30	Metal1-over field oxide
$C_{m1p}$	60	Metal1 to poly
$C_{m1d}$	60	Metal1 to diffusion
$C_{m2}$	20	Metal2 to substrate
$C_{m2m1}$	50	Metal2 to metal1
$C_{m2p}$	30	Metal2 to poly
$C_{m2d}$	30	Metal2 to diffusion
$C_{m3}$	10	Metal3 to substrate
$C_{m3m2}$	30	Metal3 to metal2
$C_{m3m1}$	15	Metal3 to metal1
$C_{m3p}$	12	Metal3 to poly
$C_{m3d}$	10	Metal3 to diffusion

It is important to be able to estimate capacitances before any detailed layout is completed. For each process, it is useful to have an approximate figure for the gate capacitance of a unit-size n- and p-transistor, the capacitance of 100  $\mu\text{m}$  of poly wire, etc. In this way, bus loadings and other critical parasitics can be estimated to a first order without having to complete the design first. (Hint: In sub 0.5 $\mu$  processes, metal wiring capacitance becomes quite dominant.)

### Example

A register that fits in a data-path is 25  $\mu\text{m}$  tall (the direction of repetition). A metal2 clock line runs vertically to link all registers in an n-bit register. The register has 30  $\mu\text{m}$  of 1  $\mu\text{m}$  metal1, 20  $\mu\text{m}$  of 1  $\mu\text{m}$  poly (over field), and 16  $\mu\text{m}$  of 1  $\mu\text{m}$  gate capacitance.

1. Calculate the per-bit clock load and the load for a 16-bit register.
2. What would be the  $RC$  delay to the register from a clock buffer using 5 mm of 1 $\mu$  metal2 (.05  $\Omega/\text{sq}$ )?
3. How wide would the clock line have to be to keep the skew below .5 ns if a register file containing 32 16-bit registers was fed with the same 5 mm metal2 wire?

1. The parasitics are as follows:

$$C_{m1} = 30 \times 30 = 900 \text{ aF}$$

$$C_p = 20 \times 50 = 1000 \text{ aF}$$

$$C_{gs} = 16 \times 1800 = 28,800 \text{ aF}$$

$$C_{reg1} = 900 + 1000 + 28,800 \text{ aF} = .030 \text{ pF}$$

$$C_{reg16} = 16 \times C_{reg1} = 0.48 \text{ pF}$$

2.  $R_{metal2} = 5000 \times .05$   
= 250 ohms

Because the capacitance load is at the end of the wire, we can approximate the  $RC$  delay by adding the metal2 track capacitance to the load capacitance and performing a simple  $RC$  calculation.

$$\begin{aligned} C_{total} &= 0.48 + C_{metal2} \text{ pF} \\ &= 0.48 + (5000 \times 20 \times 10^{-6}) \text{ pF} \\ &= 0.58 \text{ pF} \end{aligned}$$

$$\begin{aligned} RC &= 250 \times .58 \times 10^{-12} \text{ S} \\ &= .145 \text{ ns} \end{aligned}$$

3. We now have 32 registers, so the load capacitance of the registers is

$$\begin{aligned} C_{regfile} &= 32 \times C_{reg16} \\ &= 15.36 \text{ pF.} \end{aligned}$$

The  $RC$  for a 1  $\mu\text{m}$ -wide clock feed is  
 $= 3.84 \text{ ns}$ .

Hence the clock line has to be widened by  $3.84/0.5$  or  $7.68$ . For safety one might choose a  $10\mu$  wire.

Now

$$\begin{aligned} C_{total} &= 15.36 + C_{metal2} \text{ pF} \\ &= 15.36 + (5000 \times 10 \times 20 \times 10^{-6}) \text{ pF} \\ &= 16.36 \text{ pF} \\ RC &= 25 \times 16.36 \times 10^{-12} \text{ s} \\ &= 0.41 \text{ ns}. \end{aligned}$$

Assuming the capacitance values are worst-cased, this width would be adequate. If typical values were used, a larger safety margin to cater for process variations might be prudent (i.e., double the calculated width in the example above). It is important to note that if a decision does not materially affect performance or density, it is always wise to make decisions which yield the highest operating margin (i.e., if it doesn't cost you, make it big!).

### 4.3.8 Wire-Length Design Guide

For the purposes of timing analysis, an electrical node may be defined as that region of connected paths in which the delay associated with signal propagation is small in comparison with gate delays. For sufficiently small wire lengths,  $RC$  delays can be ignored. Wires can then be treated as a single electrical node and modeled as simple capacitive loads. It is therefore useful to define simple electrical rules that can be used as a guide in determining the maximum length of communication paths for the various interconnect levels. To do this we require that wire delay and gate delay satisfy the following condition:

$$\tau_w \ll \tau_g \quad (4.29)$$

On substituting Eq. (4.28) into Eq. (4.29), we obtain the result

$$l \ll \sqrt{\frac{2\tau_g}{rc}} \quad (4.30)$$

This establishes an upper bound on the allowable length of lightly loaded interconnects where the above approximations are valid. For example, for a

**TABLE 4.7 Guidelines for Ignoring RC Wire Delays**

LAYER	MAXIMUM LENGTH ( $\lambda$ )
Metal3	10000
Metal2	8000
Metal1	5000
Silicide	600
Polysilicon	200
Diffusion	60

minimum-width aluminum wire, assuming a gate delay of 200 *ps*,

$$l \ll \sqrt{\frac{2 \times .2 \times 10^{-9} (\tau_g) \lambda^2}{.05 (r) \times 30 \times 10^{-18} (c)}} \\ \approx 16000\lambda.$$

So, conservatively,

$$l < 5000\lambda.$$

What this illustrates is that in a 1 $\mu$  process, the *RC* delay of any minimum-width aluminum wire above 2.5 mm long should be taken into account, particularly for clock lines.

The electrical rules governing interconnect paths for a typical CMOS process are illustrated in Table 4.7 in terms of  $\lambda$  (as used in specification of design rules). This table assumes gate delays of the order of 100 *ps* to 500 *ps* and the signals are lightly loaded. Heavily loaded signals such as clocks should *always* be checked for *RC* skew problems. The significant factor that emerges from the table is the difference in tolerable communication distance between the metal layers and the polysilicon and diffusion layers. The rules shown in Table 4.7 should be recalculated for a given process.

## 4.4 Inductance

Although on-chip inductances are normally small, bond-wire inductance can cause deleterious effects in large, high-speed I/O buffers. Also, as processes shrink, it is likely that on-chip inductance might have to be taken into account.

The inductance of a cylindrical wire above a ground plane is given by

$$L = \frac{\mu}{2\pi} \ln \left( \frac{4h}{d} \right), \quad (4.31)$$

where

$\mu$  = the magnetic permeability of the wire (typically  $1.257 \times 10^{-8}$  H/cm).

$h$  = the height above the ground plane

$d$  = the diameter of the wire.

This equation is appropriate for calculating the inductance of bonding wires and the pins on packages. For calculating the inductance of a conductor on a chip the following expression is approximately accurate (it assumes that thickness is negligible and  $w < h$ ),

$$L = \frac{\mu}{2\pi} \ln \left( \frac{8h}{w} + \frac{w}{4h} \right), \quad (4.32)$$

where

$w$  = the width of the conductor

$h$  = the height above the substrate (distance to backplane).

In the case of package inductance, values are normally supplied by the manufacturer (normally in the range from 3–15 nH). The inductance of a bond wire is of importance when calculating the inductive spike that occurs when a large current is drawn through a wire in a short period of time. The voltage change is as follows:

$$dV = L \frac{dI}{dt} \quad (4.33)$$

In high-speed designs it is important for power-supply connections to keep the inductance to a level where the change in voltage does not disturb the behavior of the chip. For more extensive treatment of the issues concerning packaging and interconnect, see Bakoglu.<sup>20</sup>

At the chip level, the inductance of on-chip wires may be estimated from the equation above:

$$\begin{aligned} L &= \frac{1.257 \times 10^{-8}}{2\pi} \ln \left( \frac{8000}{1} + \frac{1}{4000} \right) \text{ (assuming chip thickness = 1 mm)} \\ &= 1.7 \times 10^{-8} \text{ Henrys/meter} \\ &= 1.7 \times 10^{-2} \text{ nH/mm} \end{aligned}$$

Apart from the very highest performance chips, these values are not of great importance.


## 4.5 Switching Characteristics

In this section, we develop analytic and empirical models that describe the switching characteristics of a CMOS inverter. These models are of use to understand the parameters that affect CMOS delays. More detailed analysis or simulation is usually required to yield models that accurately predict the performances of today's processes.

The switching speed of a CMOS gate is limited by the time taken to charge and discharge the load capacitance  $C_L$ . An input transition results in an output transition that either charges  $C_L$  toward  $V_{DD}$  or discharges  $C_L$  toward  $V_{SS}$ .

Before proceeding, however, we need to define some terms. Referring to Fig. 4.18:

- *Rise time,  $t_r$*  = time for a waveform to rise from 10% to 90% of its steady-state value.
- *Fall time,  $t_f$*  = time for a waveform to fall from 90% to 10% of its steady-state value.
- *Delay time,  $t_d$*  = time difference between input transition (50%) and the 50% output level. (This is the time taken for a logic transition to pass from input to output.)



**FIGURE 4.18** Switching characteristic for CMOS inverter (a) circuit and waveforms, (b) trajectory of n-transistor operating point during switching

Furthermore a differentiation is made between  $t_{df}$  the high-to-low delay (input rising), and  $t_{dr}$  the low-to-high delay (input falling).

We will first develop a simple analytic model to predict the delay of a CMOS inverter in order to understand the parameters that affect this delay.

## 4.5.1 Analytic Delay Models

### 4.5.1.1 Fall Time

Figure 4.18(a) shows the familiar CMOS inverter with a capacitive load,  $C_L$  that represents the load capacitance (input of next gates, output of this gate and routing). Of interest is the voltage waveform,  $V_{out}(t)$ , when the input is driven by a step waveform,  $V_{in}(t)$ , as shown in Fig. 4.18(a). Figure 4.18(b) shows the trajectory of the n-transistor operating point as the input voltage,  $V_{in}(t)$ , changes from zero volts to  $V_{DD}$ . Initially, the n-device is cut off and the load capacitor,  $C_L$  is charged to  $V_{DD}$ . This is illustrated by X1 on the characteristic curve. Application of a step voltage (i.e.,  $V_{gs} = V_{DD}$ ) at the input of the inverter changes the operating point to X2. From there onwards, the trajectory moves on the  $V_{gs} = V_{DD}$  characteristic curve toward point X3 at the origin. From the switching characteristics shown in Fig. 4.18, it is evident that the fall time,  $t_f$  consists of two intervals:


1.  $t_{f1}$  = period during which the capacitor voltage,  $V_{out}$  drops from  $0.9 V_{DD}$  to  $(V_{DD} - V_{tn})$ .
2.  $t_{f2}$  = period during which the capacitor voltage,  $V_{out}$  drops from  $(V_{DD} - V_{tn})$  to  $0.1 V_{DD}$ .

The equivalent circuits that illustrate the above behavior are shown in Fig. 4.19. From Fig. 4.19(a), while in saturation

$$C_L \frac{dV_{out}}{dt} + \frac{\beta_n}{2} (V_{DD} - V_{in})^2 = 0. \quad (4.34)$$

Integrating from  $t = t_1$ , corresponding to  $V_{out} = 0.9 V_{DD}$ , to  $t = t_2$  corresponding to  $V_{out} = (V_{DD} - V_{tn})$  results in

$$\begin{aligned} t_{f1} &= 2 \frac{C_L}{\beta_n (V_{DD} - V_{in})^2} \int_{V_{DD} - V_{tn}}^{0.9 V_{DD}} dV_{out} \\ &= \frac{2C_L (V_{in} - 0.1 V_{DD})}{\beta_n (V_{DD} - V_{tn})^2} \end{aligned} \quad (4.35)$$



**FIGURE 4.19** Equivalent circuits for fall- and rise-time determination

When the n-device begins to operate in the linear region, the discharge current is no longer constant. The time,  $t_{f2}$ , taken to discharge the capacitor voltage from  $(V_{DD} - V_{tn})$  to  $0.1 V_{DD}$  can be obtained as before, giving

$$\begin{aligned}
 t_{f2} &= \frac{C_L}{\beta_n (V_{DD} - V_{tn})} \int_{0.1V_{DD}}^{V_{DD} - V_{tn}} \frac{dV_{out}}{\frac{V_{out}^2}{2(V_{DD} - V_{tn})} - V_{out}} \\
 &= \frac{C_L}{\beta_n (V_{DD} - V_{tn})} \ln \left( \frac{19V_{DD} - 20V_{tn}}{V_{DD}} \right) \\
 &= \frac{C_L}{\beta_n V_{DD} (1 - n)} \ln (19 - 20n), \tag{4.36}
 \end{aligned}$$

with  $n = V_{tn}/V_{DD}$ .

Thus the complete term for the fall time,  $t_f$  is

$$t_f = 2 \frac{C_L}{\beta_n V_{DD} (1 - n)} \left[ \frac{(n - 0.1)}{(1 - n)} + \frac{1}{2} \ln (19 - 20n) \right]. \tag{4.37}$$

The fall time,  $t_f$  can be approximated as

$$t_f \approx k \times \frac{C_L}{\beta_n V_{DD}}, \quad (4.38)$$

where  $k = 3$  to  $4$  for values of  $V_{DD} = 3$  to  $5$  volts and  $V_{in} = .5$  to  $1$  volt.

From this expression, we can see that the delay is directly proportional to the load capacitance. Thus to achieve high-speed circuits one has to minimize the load capacitance seen by a gate. Secondly, it is inversely proportional to supply voltage. That is, as the supply voltage is raised the delay time is reduced. Thus, lowering the supply voltage on a circuit will reduce the speed of the gates in that circuit. Finally, the delay is inversely proportional to the  $\beta$  of the driving transistor. So, as the width of a transistor is increased or the length is decreased, the delay for that transistor decreases. These three "knobs" form the major basis by which the CMOS designer can optimize the speed of CMOS logic gates.

#### 4.5.1.2 Rise Time

Due to the symmetry of the CMOS circuit, a similar approach may be used to obtain the rise time,  $t_r$  (Fig. 4.19b). Thus

$$t_r = 2 \frac{C_L}{\beta_p V_{DD} (1-p)} \left[ \frac{(p-0.1)}{(1-p)} + \frac{1}{2} \ln(19-20p) \right] \quad (4.39)$$

with  $p = |V_{tp}|/V_{DD}$ .

As before, Eq. (4.39) may be approximated by

$$t_r \cong 3 \rightarrow 4 \frac{C_L}{\beta_p V_{DD}}. \quad (4.40)$$

For equally sized n- and p-transistors, where  $\beta_n = 2\beta_p$ ,

$$t_f = \frac{t_r}{2}. \quad (4.41)$$

Thus the fall time is faster than the rise time, primarily due to different carrier mobilities associated with the p- and n-devices (i.e.,  $\mu_n = 2\mu_p$ ). Therefore, if we want to have approximately the same rise and fall time for

an inverter, we need to make

$$\frac{\beta_n}{\beta_p} = 1. \quad (4.42)$$

This implies that the channel width for the p-device must be increased to approximately two to three times that of the n-device, so

$$W_p = 2-3 W_n. \quad (4.43)$$

Note that to accurately specify the width ratio required to achieve equal rise and fall times, an accurate ratio of  $\beta_n$  and  $\beta_p$  must be known. These, in turn, depend on the parameters of the process being used.

#### 4.5.1.3 Delay Time

In most CMOS circuits, the delay of a single gate is dominated by the output rise and fall time. The delay is approximately given by

$$t_{dr} = \frac{t_r}{2} \quad (4.44)$$

and

$$t_{df} = \frac{t_f}{2}. \quad (4.45)$$

An alternative formulation is given by

$$t_{df} = A_N \frac{C_L}{\beta_n}, \quad (4.46)$$

where  $A_N$  is a process constant for a specific supply voltage.<sup>21</sup>  $A_N$  has been derived as

$$A_N = \frac{1}{V_{DD}(1-n)} \left[ \frac{2n}{1-n} + \ln \left( \frac{2(1-n) - V_O}{V_O} \right) \right],$$

where

$$n = \frac{V_{tn}}{V_{DD}}$$

$$V_O = \frac{V_{out}}{V_{DD}}.$$

For  $V_{in} = 0.7$  volts,  $V_{DD} = 5$  volts,  $V_{out} = 2.5$  volts,  $A_N$  is .283. Similarly,

$$t_{dr} = A_p \frac{C_L}{\beta_p}, \tag{4.47}$$

where  $A_p$  is a process constant for a specific supply voltage.  $A_p$  has been derived as

$$A_p = \frac{1}{V_{DD}(1+p)} \left[ \frac{-2p}{1+p} + \ln \left( \frac{2(1+p) - V_O}{V_O} \right) \right],$$

where

$$p = \frac{V_{tp}}{V_{DD}}.$$

For  $V_{tp} = -0.7$ ,  $V_{DD} = 5$ ,  $V_{out} = 2.5$ ,  $A_p$  is .283. The average gate delay for rising and falling transitions is

$$t_{av} = \frac{t_{df} + t_{dr}}{2}. \tag{4.48}$$


Figure 4.20 illustrates a SPICE simulation of a step input applied to an inverter driving a capacitive load. The process parameters for the simulation were as follows:

$V_{in} = .767$  volts,  $V_{tp} = -.938$  volts,  $\beta_n = 4.04 \times 10^{-4}$ ,  $\beta_p = 3.48 \times 10^{-4}$ ,  $V_{DD} = 5.0$ ,  $C_L = .5$  pF, substituting into Eq. (4.39):

$t_r = 1.04$  ns, compared with 1.14 ns from SPICE (level 1).

Substituting into Eq. (4.37):

$t_f = .83$  ns, compared with .89 ns for SPICE (level 1).



**FIGURE 4.20** SPICE simulation of CMOS inverter transient response

If we examine the delays  $t_{dr}$  and  $t_{df}$ , we see that

$$t_{dr} = .5 \text{ ns, compared with } .52 \text{ ns for SPICE.}$$

$$t_{df} = .4 \text{ ns, compared with } .45 \text{ ns for SPICE.}$$

For the delay times, the error is 7% to 10%. The equations for delay times developed in this section have the limitation that only first-order MOS equations were used to calculate the drain currents flowing in the transistors. Unfortunately, today's processes have quite complicated modeling equations. While more complex equations may be incorporated into a similar analysis, most designers (and CAD programmers) have found it more feasible to take an empirical approach to calculating delay values.

### 4.5.2 Empirical Delay Models

In an empirical delay model, a circuit simulator is used to model the inverter or gate in question and then the measured values are backsubstituted into appropriate delay equations. For instance, one can backsubstitute into Eqs. (4.46) and (4.47) to obtain values for  $A_N$  and  $A_P$ . For the simulation shown in Fig. 4.20 ( $W_p = 2W_n$ ),

$$A_P = t_{dr-spice} \frac{\beta_p}{C_L} = .52 \times 10^{-9} \times \frac{3.48 \times 10^{-4}}{0.5 \times 10^{-12}} = .36 \text{ (.31 calc)} \quad (4.49a)$$

$$A_N = t_{df-spice} \frac{\beta_n}{C_L} = .45 \times 10^{-9} \times \frac{4.04 \times 10^{-4}}{0.5 \times 10^{-12}} = .36 \text{ (.29 calc).} \quad (4.49b)$$

These constants may now be used to predict delay values for a wide range of gates. That is, for gates with  $W_p = 2W_n$ ,

$$t_{dr} = .36 \frac{C_L}{\beta_p} \quad (4.50a)$$

$$t_{df} = .36 \frac{C_L}{\beta_n} \quad (4.50b)$$

One may also couch these equations in terms of the width of the transistor. Notice that these equations now represent the delay in terms of an  $RC$  delay where the effective resistance of the transistor is given by  $.36/\beta$ . We will use this in Section 4.5.4.

### 4.5.3 Gate Delays

The delay of simple gates may be approximated by constructing an “equivalent” inverter. This is an inverter where the pull-down n-transistor and the pull-up p-transistor are of a size to reflect the effective strength of the real pull-down or pull-up path in the gate. For instance, in the 3-input NAND gate shown in Fig. 4.21,  $W_p = W_n$  for all transistors. When the pull-down path is conducting, all of the n-transistors have to be turned on. The effective  $\beta$  of the n-transistors is given by

$$\beta_{neff} = \frac{1}{\frac{1}{\beta_{n1}} + \frac{1}{\beta_{n2}} + \frac{1}{\beta_{n3}}} \quad (\text{summation of series conductances}) \quad (4.51)$$

For  $\beta_{n1} = \beta_{n2} = \beta_{n3}$

$$\beta_{neff} = \frac{\beta_n}{3}.$$

For the pull-up case, only one p-transistor has to turn on to raise the output. Thus,

$$\beta_{peff} = \beta_p.$$

For  $\beta_p = 0.3 \beta_n$

$$t_r = k \frac{C_L}{0.3 \beta_n V_{DD}}, \quad t_f = k \frac{C_L}{\frac{\beta_n}{3} V_{DD}}$$

$$\frac{t_r}{t_f} \approx 1.$$

For a more graphical understanding of this, a series transistor connection is illustrated in Fig. 4.22(a). Consider the three n-transistors in series. Imagine the gates of three transistors of the same width and length in series being brought closer together. Finally, when the gate regions abut (illegal, but for purposes of illustration), the resulting transistor has a length of  $3L$  (Fig. 4.22b). Thus

$$\beta_{series} = \frac{\beta_n}{3}.$$




FIGURE 4.21 A 3-input NAND gate

Hence,

$$\tau_{series} = k \frac{C_L}{\beta_n \frac{V_{DD}}{3}}$$

which is three times the delay time for one transistor.

In general, the fall time  $t_f$  is  $mt_f$  for  $m$  n-transistors in series. Similarly the rise time  $t_r$  for  $k$  p-transistors in series is  $kt_r$ . In comparison, the fall time  $t_f$  for a parallel connection of transistors is  $t_f/m$  for  $m$  transistors in parallel, if all the transistors are turned on simultaneously. For  $k$  p-transistors in parallel, the rise time is  $t_r/k$  for  $k$  devices in parallel if all transistors are turned on simultaneously. These times are important if the fastest delay through a gate has to be evaluated. For other delay approaches, see also Vemuru and Thorbjornsen,<sup>22</sup> Dhar and Franklin,<sup>23</sup> and Sakurai and Newton.<sup>24</sup>




FIGURE 4.22 Graphical illustration of the effect of series transistors

### 4.5.4 Further Delay Topics

#### 4.5.4.1 Input Waveform Slope

The analytical expression for the delay in an inverter was calculated under certain conditions with idealized VI equations. In addition to differences in device occurrences, real circuits have other effects that lead to discrepancies in timing values in those circuits. For instance, the input waveform was assumed to be a step function. The slope of the input waveform can modify the delay of a gate. When the input rises or falls rapidly, the delay of the charge or discharge path is determined by the rate at which the transistors in the path can charge or discharge the capacitors in the tree. When the input changes slowly, it will contribute to the output delay. This effect is shown in the SPICE simulation shown in Fig. 4.23, where two identical circuits are driven by waveforms of differing slope. The results are tabulated below in Table 4.8.

Signal *y* incurs an extra .35 ns in rise time and .3 ns in fall time from the slower changing input signal *b*. For the fast changing input (*a*), the p- and n-transistors are still in saturation when the input reaches its final value.

Hedenstierna and Jeppson<sup>25</sup> provide the following modification to Eq. (4.47) to take account of rise time:


$$t_{dr} = t_{dr-step} + \frac{t_{input-fall}}{6} (1 - 2p), \tag{4.52}$$

where

$t_{dr-step}$  = the step-input rise time calculated in Eq. (4.47)

$t_{input-fall}$  = the input fall time.

$$p = \frac{V_{tp}}{V_{DD}}$$



**FIGURE 4.23** Effect of input rise and fall time on inverter delays

**TABLE 4.8 Effect of Input Rise Time on Inverter Delay**

INPUT	OUTPUT	RISE TIME	RISE DELAY	FALL DELAY
<i>a</i>	<i>x</i>	0.1 ns	1.06 ns	0.94 ns
<i>b</i>	<i>y</i>	2 ns	1.41 ns	1.24 ns
<i>b</i>	<i>y</i>	5 ns	1.87 ns	1.67 ns

Similarly,

$$t_{df} = t_{df-step} + \frac{t_{input-rise}}{6} (1 + 2n) \quad (4.53)$$

$$n = \frac{V_{tn}}{V_{DD}}$$

This is valid for input rise or fall times that satisfy the following criteria:


$$\frac{t_{input-rise} \beta_p V_{DD}}{C_L} < \frac{6p}{(1-p)^3} \quad (4.54a)$$

and

$$\frac{t_{input-fall} \beta_n V_{DD}}{C_L} < \frac{6n}{(1-n)^3} \quad (4.54b)$$

#### 4.5.4.2 Input Capacitance


In the derivation of the inverter delay the input capacitance was assumed to be constant. In practice, we have seen that as the voltage changes on the gate of a transistor, so does the capacitance of the gate terminal. Also an effect known as *bootstrapping* can modify the effective input capacitance of an inverter or logic gate. This variation can lead to further error in the simple model presented in Section 4.4. Bootstrapping may be understood by examining Fig. 4.24(a). The inverter has the normal  $C_{in}$  ( $C_{gs}$ ) and load capacitance.  $C_{gd}$ , the gate to drain capacitance, has been added. In the case where the input is rising (that is, the output is high), the effective input capacitance is  $C_{gs} + C_{gd}$ . When the output starts to fall, the voltage across  $C_{gd}$  changes, requiring the input to supply more current to charge  $C_{gd}$ . This effect is seen



**FIGURE 4.24** The effect of bootstrapping on inverter delay

in Fig. 4.24(b) for the circuit shown in Fig. 4.24(c). As waveform *b* falls (rises), waveform *a* slows down as the extra capacitance is charged. Because  $C_{gd}$  is small, this is usually a small effect (as evidenced in Fig. 4.24b).

If the inverter is biased in its linear region, the  $C_{gd}$  may appear multiplied by the gain of the inverter. This is known as the Miller effect but is seldom of importance in digital circuits because the input passes rapidly through the linear region. It is, however, of major importance in analog circuits.



**FIGURE 4.25** A switch-level RC model

**4.5.4.3 Switch-Level RC Models**

Resistance-capacitance (RC) modeling techniques<sup>26,27</sup> represent transistors as a resistance discharging or charging a capacitance, as shown in Fig. 4.25. A variety of timing models have been developed to estimate the delays of logic gates, using the switch behavior of the transistors involved in the gate. These models include the following:

- Simple RC delay.
- Penfield-Rubenstein Model.
- Penfield-Rubenstein Slope Model.

In the simple  $RC$  model the total resistance of the pull-up or pull-down path is calculated and all the capacitance of nodes involved in switching are lumped onto the output of the gate.<sup>28,29,30</sup> For instance, in Fig. 4.26, the fall delay for any input would be calculated as follows:

$$\begin{aligned} t_{df} &= \Sigma R_{pull\downarrow} \times \Sigma C_{pull\downarrow-path} \\ &= (R_{N1} + R_{N2} + R_{N3} + R_{N4}) \times (C_{out} + C_{ab} + C_{bc} + C_{cd}), \end{aligned} \quad (4.55)$$

while the rise delay (from node A) would be calculated as

$$t_{dr} = R_{P4} \times C_{out}. \quad (4.56)$$


An *effective* resistance is used for each transistor type (n or p), size, and state (on or off). Other factors, such as circuit style, may lead to different effective resistance values. The effective resistance is multiplied by the  $W/L$  ratio of the transistor to arrive at a final value for the resistance.

The  $RC$  delay calculation tends to pessimise the delay because it assumes that all the internal capacitance has to be discharged or charged to switch the gate.

The Penfield-Rubenstein model<sup>31</sup> was developed to calculate delays in generalized  $RC$  trees. For a group of transistors in series (as in a NAND gate), this formulation simplifies to the Elmore delay<sup>32</sup> for an  $RC$  ladder, which is

$$t_d = \sum_i R_i C_i \quad (4.57)$$

where  $R_i$  is the summed resistance from point  $i$  to power or ground and  $C_i$  is the capacitance at point  $i$ . For instance in the 4-input NAND gate shown in




**FIGURE 4.26** A 4-input NAND gate showing parasitic capacitances


Fig. 4.26, this would result in

$$t_{df} = (R_{N1} \times C_{cd}) + [(R_{N1} + R_{N2}) \times C_{bc}] + [(R_{N1} + R_{N2} + R_{N3}) \times C_{ab}] + (R_{N1} + R_{N2} + R_{N3} + R_{N4}) \times C_{out}.$$

This model may be improved by taking into account the rise or fall time of the input waveform. The *Slope Model* defines the intrinsic rise time (or fall time) as the rise time that would occur if the input was driven by a step function.<sup>33,34</sup> The actual input rise time is then divided by this value to arrive at a rise-time-ratio, which indicates the degree to which the switched transistor is turned on. Combining the slope model with the Penfield-Rubenstein delay model results in the Penfield-Rubenstein Slope Delay Model, which is widely used in transistor-level-timing analyzers and switch-level simulators. In order to use such delay models one requires tables of transistor resistance values from which to calculate delays. A method of deriving the effective resistance values for such models is to use SPICE with test circuits similar to that shown in Fig. 4.27. Here, we measure the rise and fall time of a specific-



**FIGURE 4.27** A SPICE calibration circuit for determining effective n- and p-transistor resistances



sized transistor (or range of sizes) for a variety of input (fall) rise times generated by the pulse generators. A self-biased inverter (with a p/n ratio that is representative of the logic library being used) establishes a nominal switching voltage level or logic threshold. The delay between the input and output at the logic threshold is measured and, from the known load capacitance, the effective resistance may be calculated. For instance in the example shown, a minimum-sized n-transistor switches  $.1pF$  in  $1.1 ns$ . Hence the effective resistance is

$$\begin{aligned} R_n &= \frac{t_{df}}{C} \\ &= \frac{1.1 \times 10^{-9}}{.1 \times 10^{-12}} \\ &= 11K\Omega \end{aligned}$$

Once this resistance has been calculated for a variety of transistor widths and rise and fall times, the effective pull-up or pull-down resistance of a gate may be found by interpolation.

#### 4.5.4.4 Macromodeling

The approach of macromodeling involves deriving a set of accurate formulae to calculate gate capacitance and logic gate behavior based on the device equations.<sup>35</sup> In this approach, the circuit is divided into gates and memory elements. These modules are characterized by power, input and output capacitance and waveforms. A typical model along with the timing model is shown in Fig. 4.28. Here  $t_{swin}$  is the input waveform,  $C_{in}$  is the input capacitance,  $t_{beout}$  is the delay through the gate,  $t_{swout}$  is the output waveform, and  $C_L$  is the output capacitance. The waveforms are typically represented by linear ramps with exponential tails. Macromodeling techniques can be discontinuous in the first derivative, posing problems for optimization programs. Other






FIGURE 4.28 Model used in macromodeling approach

well-behaved analytical models have also been developed for CMOS gate delays.<sup>36</sup>

Another approach (and more common in the ASIC community) treats logic gates as simple delay elements. Each gate type is simulated with a circuit simulator, and an equation of the following type is used to determine the delay of a particular gate (for both rising and falling inputs):

$$t_d = t_{internal} + k \times t_{output} \tag{4.58}$$

Here the delay is divided into a fixed internal delay,  $t_{internal}$ , and an output delay,  $t_{output}$ , that is proportional to the output loading,  $k$ . The output loading and  $t_{output}$  are related in such a way as to arrive at an appropriate delay. Figure 4.29 shows a typical SPICE circuit used to calibrate delay equations. It uses three input NAND gates driving load capacitances of zero,  $0.5pF$ , and  $1pF$  to determine the internally loaded delay and the delay at two capacitance values. Table 4.9 summarizes the data gained from this simulation and the values of the gate delays that would be placed in a data sheet.



**FIGURE 4.29** SPICE circuit and results for delay modeling on a 3-input NAND gate

**TABLE 4.9 NAND3 SPICE Delays**

Time	LOAD CONDITIONS		
	C = 0	C = .5pF	C = 1pF
$t_{dr}$ (ns)	0.255	1.32	2.38
$t_{df}$ (ns)	0.42	2.36	4.27
$t_{output}$ rise (ns/pF)		2.12	2.12
$t_{output}$ fall (ns/pF)		3.82	3.82

Thus for this gate the delay equations would be


$$t_{dr} = .255 + k \times 2.12 \text{ ns (k is in pF)}$$

$$t_{df} = .42 + k \times 3.82 \text{ ns (k is in pF)}$$


This might be completed for each input to the gate, or only the worst-case input-to-output delay (speed and power) might be used. In the worst-case slow process, the temperature (high) and the voltage (low) of the process would be used to determine the slowest speed operation of a circuit. In the worst-case fast process, the temperature (low) and the voltage (high) of the process should be used for logic race or power checks (but see Section 4.7— with static logic the power dissipation should not change markedly over process and temperature). For an explanation of these terms see Section 4.10.

#### 4.5.4.5 Body Effect

Body effect is the term given to the modification of the threshold voltage,  $V_p$ , with a voltage difference between source and substrate. Specifically,  $\Delta V_t \propto \gamma \sqrt{V_{sb}}$ , where  $\gamma$  is a constant,  $V_{sb}$  is the voltage between source and substrate, and  $\Delta V_t$  is the change in threshold voltage (see Section 2.2.2.1). For instance, in the 4-input NAND gates shown in Fig. 4.30(a), the n-transistor at the output will switch slower if the source potential of this transistor is not the same as the substrate. The SPICE simulation in Fig. 4.30(b) illustrates how this occurs. In the upper NAND gate the lower transistors are initially turned on while transistor  $N_{4A}$  is turned off. This results in the source of  $N_{4A}$  being at ground when the input on  $N_{4A}$  rises. The result is seen in Fig. 4.30(b) in the form of waveform *CD*, which rises to about 1.7 volts before being discharged to ground through the four-series n-devices. In the lower NAND gate, the upper transistors are turned on initially, while transistor  $N_{1B}$  is turned off. Hence, the nodes *cd*, *bc*, and *ab* are at an n-threshold below  $V_{DD}$  (~3.1 volts). When  $N_{1B}$  turns on, nodes *ab*, *bc*, and *cd* are pulled to ground in that order. This slows the output transition, as can be seen in the



(a)



(b)

**FIGURE 4.30** SPICE circuit for observing the result of body effect on gate delay

SPICE plot (in this case about  $.4 \text{ ns}$ ). When the load capacitance is much greater than the internal capacitance of the gates, this effect is minimized; however, for performance optimized circuits it can be significant. To minimize this effect, gate design should minimize “internal” node capacitance and take into account the relative body effect of the two types of transistor.

Given that a number of series transistors may be required in a gate, a further optimization may be made. As the body effect is essentially a dynamic problem involving the charging of parasitic capacitances, we can use the natural time sequencing of signals to offset the body effect. The first strategy is to place the transistors with the latest arriving signals nearest the output of a gate. The early signals, in effect, “discharge” internal nodes, and the late-arriving signals have to switch transistors with minimum body effect. The other strategy mentioned previously is to minimize the capacitance of internal nodes. Thus if a diffusion wire had to be used to minimize the geometric topology of a gate, we would try to use it at the output of a gate rather than on some internal node. In the same vein, connections on internal nodes should be completed in metal or local interconnect, if available. The diffusion attached to transistors should be optimized to reduce its area and periphery contributions to parasitic capacitance.

#### 4.5.5 Summary

While much effort has been directed at analytically modeling CMOS inverter and gate delays, the most pragmatic approach is either to use the Penfield-Rubenstein or Penfield-Rubenstein-Slope models for transistor-level modeling or simulate gates with SPICE and measure the appropriate delays. With a good programmable CAD system these tasks can be highly automated. In fact, at least one commercial semiconductor vendor can automatically create a new standard cell data book and mask library automatically using a highly automated symbolic layout system. These methods are fast and accurate when the delays are derived from a circuit simulator that is known to accurately model a given process.

Precise process calibration requires that

- the transistors are modeled accurately.
- the parasitic capacitances are modeled accurately.

The modeling of transistors may be checked by including individual transistors of appropriate widths as probe-accessible test structures on a chip (most manufacturers include these in their own PCMs (Process Control Monitors)—a bit of detective work can usually locate and identify these). Such transistors may be probed using microprobes and their DC characteristics compared to that of the circuit simulator. Sometimes, the output transis-

tors in I/O buffers may be accessed in such a way that their characteristics may be measured in cases where no test structures are available.

The modeling of capacitance may be checked by probing test capacitance structures. However, it is usually easier to measure the delay of a number of gates in a known path and reverse-engineer the capacitance by comparing the measured delay with that of a simulator with known good DC MOS models. At least two distinct types of stray capacitance should be measured. The first is in tightly packed, locally connected structures such as the internals of datapaths (i.e., adder carry chains). The second type of routing is where a single gate drives a large routing capacitance to a number of gates spread across a chip. A good choice here might be a lightly loaded signal and a heavily loaded signal such as a clock. The reason for these two measurements is that in the closely packed case, loading is dominated by the intrinsic load of the gates, while in the second case the loading is dominated by routing area capacitance and fringing capacitance.

The calibration of a given set of CAD tools usually requires at least one pass through a given CMOS fabrication line. Manufactured devices may also be compared to simulations using SEM circuit probing, which is probably one of the best ways of debugging and calibrating CAD tools. In this technique, an electron beam is raster-scanned across an exposed chip (under vacuum) and the reflected electrons are measured to estimate the circuit potential. A TV image may be constructed that shows the chip surface with the voltage levels being represented by gray levels. Sampling techniques allow time plots of signals to be measured and stored.

Whatever the technique, accurate process calibration is the key to predictable performance estimation.

## 4.6 CMOS-Gate Transistor Sizing

### 4.6.1 Cascaded Complementary Inverters

The discussions so far have led us to believe that if we want to have approximately the same rise and fall times for an inverter, for current CMOS processes, we must make

$$W_p \approx (2 \rightarrow 3) \times W_n, \quad (4.59)$$

where  $W_p$  is the channel width of the p-device and  $W_n$  is the channel width of the n-device. This, of course, increases layout area and, as we shall see later, dynamic power dissipation. In some cascaded structures it is possible to use minimum or equal-sized devices without compromising the switching response.




FIGURE 4.31 CMOS inverter pair timing response

This is illustrated in the following analysis, in which the delay response for an inverter pair (Fig. 4.31a) with  $W_p = 2W_n$  is given by

$$\begin{aligned}
 t_{inv-pair} &\propto t_{fall} + t_{rise} \\
 &\propto R3C_{eq} + 2\frac{R}{2}3C_{eq} \\
 &\propto 3RC_{eq} + 3RC_{eq} \\
 &\propto 6RC_{eq}, \tag{4.60}
 \end{aligned}$$

where  $R$  is the effective “on” resistance of a unit-sized n-transistor and  $C_{eq} = C_g + C_d$  is the capacitance of a unit-sized gate and drain region. The inverter pair delay, with  $W_p = W_n$  (Fig. 4.31b), is

$$\begin{aligned}
 t_{inv-pair} &\propto t_{fall} + t_{rise} \\
 &\propto R2C_{eq} + 2R2C_{eq} \\
 &\propto 6RC_{eq}. \tag{4.61}
 \end{aligned}$$

Thus we find similar responses are obtained for the two different conditions.

**TABLE 4.10** Variation in  $V_{inv}$  with  $\beta_n/\beta_p$  ratio

$V_{DD}$	$V_{in}$	$V_{tp}$	$\beta_n$	$\beta_p$	$V_{inv}$
5	.7	-.7	1	1	2.5
5	.7	-.7	.5	1	2.8
5	.7	-.7	1	.5	2.2
3	.5	-.5	1	1	1.5
3	.5	-.5	.5	1	1.67
3	.5	-.5	1	.5	1.32

It is important to remember that changes in the  $\beta$  ratio also affect inverter threshold voltage,  $V_{inv}$ . From Eq. (2.22), the relation defining  $V_{inv}$  is given by

$$V_{inv} = \frac{V_{DD} + V_{tp} + V_{tn} \sqrt{\frac{\beta_n}{\beta_p}}}{1 + \sqrt{\frac{\beta_n}{\beta_p}}}$$

Table 4.10) summarizes  $V_{inv}$  for a range of values of  $V_{DD}$ ,  $V_{tp}$ ,  $V_{tn}$ ,  $\beta_p$ , and  $\beta_n$ . This shows less than 15% variation in  $V_{inv}$  for these  $\beta$  ratios. Based on these results it is evident that, if necessary, in self-loaded circuits minimum-sized devices may be used to reduce power dissipation and increase circuit packing density. When the circuits have to drive any significant routing load, this optimization does not apply and the n- and p-transistors should be sized to yield equal rise and fall times.


### 4.6.2 Cascaded Pseudo-nMOS Inverters

A simple timing model of the pseudo-nMOS inverter introduced in Chapter 2 is shown in Fig. 4.32. This uses the 3:1 transistor-width ratios determined in that chapter. The approximate delay for a pair of inverters is

$$\begin{aligned} t_{inv-pair} &\propto 6R(C_g + 2C_d) + R(C_g + 2C_d) \\ &\propto 7RC_{eq}, \end{aligned} \tag{4.62}$$

where

$$C_{eq} = C_g + 2C_d.$$




**FIGURE 4.32** Pseudo-nMOS inverter pair timing response

Note that this speed may be improved by sacrificing noise margin (i.e., making the pull-up stronger).


### 4.6.3 Stage Ratio

Often it is desired to drive large load capacitances such as long buses, I/O buffers, or, ultimately, pads and off-chip capacitive loads. This is achieved by using a chain of inverters (or perhaps other logic gates) where each successive inverter is made larger than the previous one until the last inverter in the chain can drive the large load in the time required. The optimization to be achieved here is to minimize the delay between input and output while minimizing the area and power dissipation. The ratio by which each stage is increased in size is called the stage ratio.

Following the derivation given in Mead and Conway,<sup>37</sup> consider the circuit shown in Fig. 4.33. It consists of  $n$ -cascaded inverters with stage-ratio  $a$ , driving a capacitance  $C_L$ . Thus inverter inv-1 is a minimum-sized inverter



(a)



(b)

**FIGURE 4.33** Stage ratio (a) circuit; (b) graph

driving inverter inv-2, which is  $a$  times the size of a minimum inverter. Similarly, inverter inv-2 drives inverter inv-3, which is  $a^2$  the size of a minimum inverter. The delay through each stage is  $at_d$ , where  $t_d$  is the average delay of a minimum-sized inverter driving another minimum-sized inverter (actually the delay through any inverter driving an identically sized inverter). Hence the delay through  $n$  stages is  $nat_d$ . If the ratio of the load capacitance to the capacitance of a minimum inverter,  $C_L/C_g$ , is  $R$ , then  $a^n = R$ . Hence  $\ln(R) = n\ln(a)$ . Thus the total delay is

$$\text{Total Delay} = nat_d = \ln(R) \frac{a}{\ln(a)} t_d. \quad (4.63)$$

In this equation  $t_d$  is a constant and  $\ln(R)$  depends on the ratio of internal to external load and is constant for a given load and process. The variable part of Eq. (4.63) is graphed in Fig. 4.33(b) for various values of  $a$  from 1 to 100. The y scale is normalized to  $e$ . The graph shows that for this simple analysis the stage ratio minimizes the total delay when the stage ratio equals  $e$  ( $\sim 2.7$ ).

More detailed analysis that accounts for the contribution of the intrinsic output capacitance of the inverter illustrates that this ratio varies from 3 to 5 depending on the process.<sup>38</sup> The optimum stage ratio may be determined from

$$a_{opt} = e^{\frac{k + a_{opt}}{a_{opt}}}, \quad (4.64)$$

where  $k$  is the intrinsic output load capacitance and input gate capacitance of an inverter. For the  $1\mu$  process capacitances given in Section 4.3.4

$$k = \frac{C_{drain}}{C_{gate}} = \frac{.0043}{.02} = .215, \quad (4.65)$$

which yields

$$a_{opt} = 2.93.$$

In the first edition of this book, for a  $2.5\mu$  process  $k = 3.57$ , which results in  $a_{opt} = 5.32$ . This illustrates how a design parameter can vary as processes advance. In practice, stage ratios from 2 to 10 are quite common in practical circuits depending on speed, area, and power constraints. A variable-stage-ratio approach has been suggested as a means of reducing the area of cascaded inverters at a slight penalty in delay.<sup>39</sup> In this technique, the stage ratio is varied depending on the position of the inverter in the overall buffer.

Although we have considered the delay through cascaded inverters, the concept of maintaining a good stage ratio is also of importance for a cascaded path through any logic gates where high-speed designs are involved. A variety of software packages have been developed to aid in the optimization of transistor sizes in cascaded CMOS gates.<sup>40</sup>

## 4.7 Power Dissipation

There are two components that establish the amount of power dissipated in a CMOS circuit. These are:


- Static dissipation due to leakage current or other current drawn continuously from the power supply.
- Dynamic dissipation due to
  - switching transient current.
  - charging and discharging of load capacitances.

### 4.7.1 Static Dissipation

Considering a complementary CMOS gate, as shown in Fig. 4.34, if the input = '0,' the associated n-device is "OFF" and the p-device is "ON." The output voltage is  $V_{DD}$  or logic '1.' When the input = '1,' the associated n-channel device is biased "ON" and the p-channel device is "OFF." The output voltage is 0 volts ( $V_{SS}$ ). Note that one of the transistors is always "OFF" when the gate is in either of these logic states. Since no current flows into the gate terminal, and there is no DC current path from  $V_{DD}$  to  $V_{SS}$ , the resultant quiescent (steady-state) current, and hence power  $P_s$ , is zero.


However, there is some small static dissipation due to reverse bias leakage between diffusion regions and the substrate. In addition, subthreshold conduction can contribute to the static dissipation. We need to look at a simple model that describes the parasitic diodes for a CMOS inverter in order to have an understanding of the leakage involved in the device. The source-drain diffusions and the n-well diffusion form parasitic diodes. This can be represented in the profile of an inverter shown in Fig. 4.35. In the model, a parasitic diode is shown between n-well and substrate. Since parasitic diodes are reverse-biased, only their leakage current contributes to static power dissipation. The leakage current is described by the diode equation

$$i_o = i_s(e^{qV/kT} - 1), \tag{4.66}$$



**FIGURE 4.34**  
CMOS inverter model for static power dissipation evaluation

**FIGURE 4.35** Model describing parasitic diodes present in a CMOS inverter



where

$i_s$  = reverse saturation current

$V$  = diode voltage

$q$  = electronic charge ( $1.602 \times 10^{-19} \text{ C}$ )

$k$  = Boltzmann's constant ( $1.38 \times 10^{-23} \text{ J/K}$ )

$T$  = temperature.

The static power dissipation is the product of the device leakage current and the supply voltage. A useful estimate is to allow a leakage current of  $0.1nA$  to  $0.5nA$  per device at room temperature. Then total static power dissipation,  $P_s$ , is obtained from

$$P_s = \sum_1^n \text{leakage current} \times \text{supply voltage}, \quad (4.67)$$

where

$n$  = number of devices.

For example, typical static power dissipation due to leakage for an inverter operating at 5 volts is between 1 and 2 nanowatts.

Of course, static dissipation can occur in gates such as pseudo-nMOS gates, where there is a direct path between power and ground. If such gates are used, their static dissipation must be factored into the total static power dissipation of the chip.

**Example**

For a process with  $\beta_p$  of  $30 \mu A/V^2$  and a  $\beta_n$  of  $85 \mu A/V^2$  ( $V_{tn} = |V_{tp}| = 0.7V$ ,  $V_{DD} = 5V$ ), calculate the static power dissipation of a  $32 \times 32$  ROM which contains a 1:32 pseudo-nMOS row decoder and pMOS pull-ups on the 32-bit

lines. The aspect ratio of all pMOS pull-ups ( $W/L$ ) is 1. Each pMOS load can source  $(\beta(V_{gs} - V_t)^2)/2$  of current.

$$I_{load} = \left( 30 (5 - 0.7)^2 \right) / 2 \mu A = 277 \mu A$$

$$P_{load} = 1.4 \text{ mW} = (277 \mu A \times 5 V)$$

Assuming that one row decoder is on and 50% of the bit lines are on at any one time yields

$$P_{total} = 17 \times 1.4 \text{ mW}$$

$$= 23.6 \text{ mW}.$$

### 4.7.2 Dynamic Dissipation

During transition from either '0' to '1' or, alternatively, from '1' to '0,' both n- and p-transistors are on for a short period of time. This results in a short current pulse from  $V_{DD}$  to  $V_{SS}$ . Current is also required to charge and discharge the output capacitive load. This latter term is usually the dominant term. The current pulse from  $V_{DD}$  to  $V_{SS}$  results in a "short-circuit" dissipation that is dependent on the input rise/fall time, the load capacitance and gate design. This is of relevance to I/O buffer design. Figure 4.36 shows three inverters with varying loads from  $0pF$  to  $.2pF$  with voltage sources to measure currents in SPICE. The output voltage waveforms are shown at the top of the diagram. The currents flowing in the n- and p-transistors are shown beside each inverter. With no loading, the short-circuit current is quite evident. As the capacitive load is increased, the discharge or charge current starts to dominate the current drawn from the power supplies. Appropriate simulations would show that slow rising or falling edges would increase the short circuit current.


The dynamic dissipation can be modeled by assuming that the rise and fall time of the step input is much less than the repetition period. The average dynamic power,  $P_d$ , dissipated during switching for a square-wave input,  $V_{in}$ , having a repetition frequency of  $f_p = 1/t_p$ , is given by

$$P_d = \frac{1}{t_p} \int_0^{t_p/2} i_n(t) V_{out} dt + \frac{1}{t_p} \int_{t_p/2}^{t_p} i_p(t) (V_{DD} - V_{out}) dt, \quad (4.68)$$

where

$i_n$  = n-device transient current

$i_p$  = p-device transient current.



**FIGURE 4.36** SPICE circuits and results showing dynamic short-circuit current and capacitive current for a CMOS inverter for varying load capacitances (the 0V voltage sources are used to measure currents)

For a step input and with  $i_n(t) = C_L dV_{out}/dt$  ( $C_L$  = load capacitance)

$$\begin{aligned}
 P_d &= \frac{C_L}{t_p} \int_0^{V_{DD}} V_{out} dV_{out} + \frac{C_L}{t_p} \int_{V_{DD}}^0 (V_{DD} - V_{out}) d(V_{DD} - V_{out}) \\
 &= \frac{C_L V_{DD}^2}{t_p}
 \end{aligned}
 \tag{4.69}$$

with  $f_p = 1/t_p$ ,  
resulting in

$$P_d = C_L V_{DD}^2 f_p. \quad (4.70)$$

Thus for a repetitive step input the average power that is dissipated is proportional to the energy required to charge and discharge the circuit capacitance. The important factor to be noted here is that Eq. (4.70) shows power to be proportional to switching frequency but independent of the device parameters.

### 4.7.3 Short-Circuit Dissipation

The short-circuit power dissipation is given by

$$P_{sc} = I_{mean} \cdot V_{DD}.$$

For the input waveform shown in Fig. 4.37(a), which depicts the short circuit (Fig. 4.37b) in an unloaded inverter,

$$I_{mean} = 2 \times \left[ \frac{1}{T} \int_{t_1}^{t_2} I(t) dt + \frac{1}{T} \int_{t_2}^{t_3} I(t) dt \right] \quad (4.71)$$

assuming that  $V_{in} = -V_{tp}$  and  $\beta_n = \beta_p (= \beta)$  and that the behavior is symmetrical around  $t_2$ .


$$= 2 \times \frac{2}{T} \int_{t_1}^{t_2} \frac{\beta}{2} (V_{in}(t) - V_t)^2 dt,$$

with

$$V_{in}(t) = \frac{V_{DD}}{t_r} t$$

$$t_1 = \frac{V_t}{V_{DD}} t_r$$

$$t_2 = \frac{t_r}{2}.$$



**FIGURE 4.37** Input switching waveform and model for short-circuit current

Thus for an inverter without load, assuming that  $t_r = t_f (= t_{rf})$ ,

$$P_{sc} = \frac{\beta}{12} (V_{DD} - 2V_t)^3 \frac{t_{rf}}{t_p} \quad (4.72)$$

where  $t_p$  is the period of the input waveform. This derivation is for an unloaded inverter. It shows that the short-circuit current is dependent on  $\beta$  and the input waveform rise and fall times. Slow rise times on nodes can result in significant (20%) short-circuit dissipation for loaded inverters. Thus it is good practice to keep all edges fast if power dissipation is a concern. Further discussion may be found in Veendrick.<sup>41</sup> As the load capacitance is increased the significance of the short-circuit dissipation is reduced by the capacitive dissipation  $P_d$ .

#### 4.7.4 Total Power Dissipation

Total power dissipation can be obtained from the sum of the three dissipation components, so

$$P_{total} = P_s + P_d + P_{sc} \quad (4.73)$$

When calculating the power dissipation, a rule of thumb is to add all capacitances operating at a particular frequency and calculate the power. Then the power from other groups operating at different frequencies may be summed. The dynamic power dissipation may be used to estimate total power consumption of a circuit and also the size of  $V_{DD}$  and  $V_{SS}$  conductors to minimize transient-induced voltage drops.

For a complex circuit it is often impractical to calculate the power dissipation in a detailed manner. The following are some approximations of increasing accuracy.

- Calculate the total capacitance driven by gate outputs in the circuit. Estimate the percentage activity of the circuit operating at the maximum clock frequency (say, 50%). Use Eq. (4.69) to calculate the dynamic power as follows:

$$P_d = \frac{\text{percentage-activity} \times C_{Total} V_{DD}^2}{t_p} \quad (4.74)$$

- Partition the circuit into smaller parts where the activity factor may be calculated more accurately and repeat the above calculation.
- Some simulators (especially switch-level) have the ability to be modified to sum the total capacitance switched by each switch on each node over the course of a simulation run. After any simulation is run, the total number of clock cycles that have been simulated are used in conjunction with the capacitance as follows:

$$P_d = \frac{C_{TOTAL-SWITCHED} V_{DD}^2}{TOTAL-NUMBER-OF-CYCLES \times t_p} \quad (4.75)$$

- Device-level timing simulators can sum the current drawn from both power supplies over the course of a simulation, thus yielding a current waveform that may be used to estimate power dissipation (and  $IR$  drop in conductors, noise, etc.).

### 4.7.5 Power Economy

In large projects, where many designers are involved in the design of modules that go into a large chip or for low-power applications, each module is usually given a power budget. This is a power dissipation that the module can not exceed. It is then the job of the designer to meet this constraint (in addition to all the other normal constraints).

Minimizing power may be achieved in a number of ways. DC power dissipation may be reduced to leakage by only using complementary logic gates. The leakage in turn is proportional to the area of diffusion, so the use of minimum-sized devices is of advantage. (A process with low leakage helps too!) Dynamic power dissipation may be limited by reducing supply voltage, switched capacitance, and the frequency at which logic is clocked. Supply voltage tends to be a system-design consideration, and low-power

systems use 1.5 to 3 volt supplies. Minimizing the switched capacitance again tends to favor using minimum-sized devices and optimal allocation of resources such as adders and registers. Manual layout techniques are also of use to minimize routing capacitance. Another big gain can be made by only operating the minimum amount of circuitry at high speeds or having a variable clock depending on how much computation has to be completed.

The fundamental factors that affect power dissipation have been presented in this section. There are many ingenious methods of manipulating architecture, circuit, and layout to achieve low-power, high-speed goals.

## 4.8 Sizing Routing Conductors

Metal power-carrying conductors have to be sized for three reasons:

- Metal migration.
- Power supply noise and integrity (i.e., satisfactory power and signal voltage levels are presented to each gate).
- $RC$  delay.

Metal migration or electromigration is the transport of metal ions through a conductor resulting from the passage of direct current. It is caused by a modification of the normally random diffusion process to a directional one caused by charge carriers. This can result in the deformation of conductors and subsequent failure of circuitry. Factors that influence the electromigration rate are

- current density.
- temperature.
- crystal structure.

In determining the minimum size of conductors, particularly those for  $V_{DD}$  and  $V_{SS}$ , it is necessary to estimate the current density in the conductor. If the current density,  $J$ , of a current-carrying conductor exceeds a threshold value, we find that the conductor atoms begin to dislocate and move in the direction of the current flow. If there is a constriction in the conductor, the conductor atoms move at a faster rate in the region of the constriction. This results in a weakening of the constriction, which eventually blows like a fuse. For example, the limiting value for 1  $\mu\text{m}$ -thick aluminum is

$$J_{Al} \approx 1 \rightarrow 2 \text{ mA}/\mu\text{m}.$$

As a rule of thumb, 0.4 mA/ $\mu\text{m}$  to 1.0 mA/ $\mu\text{m}$  of metal width should be used for both  $V_{DD}$  and  $V_{SS}$  lines (although check with the process you are using).

Apart from electromigration, voltage drops can occur on power conductors due to IR drop during charging transients. Poor  $V_{DD}$  or  $V_{SS}$  levels can lead to poor logic levels which reduce the noise margin of gates and cause incorrect operation of gates. While electromigration usually sets the minimum width of conductors, the need to supply correct  $V_{DD}$  and  $V_{SS}$  is often the driving consideration. Sometimes the supply conductors can not be increased to the desired width. For such circumstances, other techniques such as adding extra supply pins to distribute the current flow could be considered.

For a discussion of the importance of sizing conductors to minimize RC delay see Section 4.3.5.

### 4.8.1 Power and Ground Bounce

As a module is clocked, the current drawn from the power-supply leads tends to rise as the clock transitions. The current reflects various stages of logic triggered by values changing due to the clock transition. As any gates may change close to the clock, large current spikes may occur. These lead to what is termed “ground bounce” for the ground lead and “power bounce” for the power lead. Careful power supply routing should insure that these spikes do not interfere with the operation of any circuitry. If the threshold of logic gates is around 2.5 volts, spikes to approximately 1 volt are tolerable when complementary logic is used. Where dynamic logic or logic with low noise margins are used one must be particularly careful about noise on the power supplies.

Ground bounce can also occur in I/O pads when the pad drives an outside load. Generally in pad design, separate power and ground buses are routed to the I/O buffers so that the ground bounce does not flow through internal circuitry.

Clock buffers can also cause considerable ground bounce in their supply leads because they usually drive a large capacitance. Very careful attention must be paid to the design of the power-supply connections to large clock buffers. Often in high-performance designs, on-chip “bypass” capacitors are added between the power bus and the substrate. These normally utilize the gate capacitance of large n-transistors placed under the power buses.

#### Example

What would be the conductor width of power and ground wires to a 50 MHz clock buffer that drives 100pF of on-chip load to satisfy the metal-migration consideration ( $J_{AL} = 0.5 \text{ mA}/\mu\text{m}$ )? What is the ground bounce with the chosen conductor size? The module is 500 $\mu\text{m}$  from both the power and ground pads and the supply voltage is 5 volts. The rise/fall time

of the clock is 1 ns.

$$\begin{aligned} 1. P &= CV_{DD}^2 f \\ &= 100 \times 10^{-12} \times 25 \times 50 \times 10^6 \\ &= 125 \text{ mW} \end{aligned}$$

$$I = 25 \text{ mA}$$

Thus the width of the clock wires should be at least 60 $\mu$ . A good choice would be 100 $\mu$ .

$$\begin{aligned} 2. R &= 500/100 \times .05 \\ &= 5 \text{ squares} \times .05 \Omega/\text{sq.} \\ &= .25\Omega \end{aligned}$$

$$\begin{aligned} IR &= \frac{C_d V}{dt} R = \frac{100 \times 10^{-12} \times 5}{1 \times 10^{-9}} \times .25 \\ &= 125 \text{ mV (also see Section 5.5.16)} \end{aligned}$$

### 4.8.2 Contact Replication


Often, a single run of a conductor can not be made to supply all circuits or modules in a design. In these cases a layer change may be necessary. Because this involves the use of interlayer contacts or vias, the resistance and current-carrying capacity of these structures must be taken into account for the effects mentioned in this section.

The current density in a contact (window, cut) periphery must be kept below about 0.1 mA/ $\mu$ m. We find that, due to current crowding around the perimeter of a window, a chain of small windows, suitably spaced, generally provides just as much current-carrying capacity as a single long, narrow contact. The direction of the current flow after passing through a contact can also influence the current-carrying capacity. If the current flow turns at right angles or reverses, a square array of contacts is generally required, while if the flow is in the same direction, fewer contacts may be used. Figure 4.38 illustrates these points.

## 4.9 Charge Sharing

In many structures a bus can be modeled as a capacitor,  $C_b$ , as shown in Fig. 4.39. Sometimes the voltage on this bus is sampled (latched) to determine the state of a given signal. Frequently, this sampling can be modeled by the two capacitors,  $C_s$  and  $C_b$ , and a switch. In general,  $C_s$  is in some way related to the switching element. The charge associated with each of the capacitances prior to closing the switch can be described by

$$Q_b = C_b V_b \quad (4.76)$$



**FIGURE 4.38** Contact structures for linear and orthogonal joints

and

$$Q_s = C_s V_s.$$

The total charge  $Q_T$  is then given by

$$Q_T = C_b V_b + C_s V_s \quad (4.77)$$

The total capacitance  $C_T$  is given by

$$C_T = C_b + C_s. \quad (4.78)$$


Therefore, when the switch is closed, the resultant voltage  $V_R$  (not shown in Fig. 4.39) is

$$V_R = \frac{Q_T}{C_T} = \frac{C_b V_b + C_s V_s}{C_b + C_s}. \quad (4.79)$$

For example, if

$$V_b = V_{DD}$$

**FIGURE 4.39** Charge-sharing mechanism



and

$$V_b \gg V_s$$

then

$$V_R = V_{DD} \left[ \frac{C_b}{C_b + C_s} \right] \quad (4.80)$$

To ensure reliable data transfer from  $C_b$  to  $C_s$ , it is necessary to ensure  $C_s \ll C_b$ . A useful rule to follow is  $C_b > 10C_s$ . Charge sharing does not necessarily occur only on buses. Most frequently, problems involving charge sharing occur in dynamic logic gates (see Chapter 5).

### Example

A precharge bus has a loading of  $10pF$ . At a point in the clock cycle, 64 registers with transmission gates on their inputs turn on. The input load of each register (after the transmission gate) is  $.1pF$ . Calculate the change in precharge voltage.

What would be an alternative approach?

1. Here  $C_b = 10pF$   
 $C_s = 64 \times .1pF = 6.4pF$   
 $V_{DD} = 5V$

Hence

$$\begin{aligned} V_R &= 5 \times \frac{10}{10 + 6.4} \\ &= 3.05 \text{ volts (change in voltage is 1.9V).} \end{aligned}$$

2. The most obvious approach to alleviating the problem is to use buffer inverters on the input of each register. (The above example would probably point to a very suspect design approach!)

One must always be aware of charge sharing problems any time charge is stored on a node. As mentioned, this most frequently occurs in dynamic logic (see Chapter 5) and dynamic memories.

## 4.10 Design Margining

So far when considering the various aspects of determining a circuit's behavior, we have only alluded to the variations that might occur in this behavior given different operating conditions. In general, there are three different sources of variation, two environmental and one manufacturing. These are

- operating temperature.
- supply voltage.
- process variation.

One must aim to design a circuit that will reliably operate over all extremes of these three variables. Failure to do so invites circuit failure, potentially catastrophic system failure, and a rapid decline in reliability (not to mention a loss of customers).

### 4.10.1 Temperature

In Chapter 2, the temperature dependence of the drain current was found to be proportional to  $T^{-1.5}$ . That is, as the temperature is increased, the drain current is reduced for a given set of operating conditions. This variation is shown in Fig. 4.40. For commercially specified parts, the ambient temperature range is usually specified from 0°C to 70°C. Industrially specified parts are required to operate over a spread of -40°C to 85°C, while military parts need to operate from -55°C to 125°C.

The die temperature is specified as follows:

$$T_j = T_a + \theta_{ja} \times P_d \quad (4.81)$$


where

$T_j$  = the junction temperature in °C (temperature of the chip itself)

$T_a$  = the ambient temperature in °C (temperature of surrounding air)

$\theta_{ja}$  = the package thermal impedance, expressed in °C/watt

$P_d$  = the power dissipation.



**FIGURE 4.40**  $I_{ds}$  versus temperature (© LSI Logic, 1987)

For instance, if we have a package with a  $\theta_{ja}$  of  $30^{\circ}\text{C}/\text{watt}$  and we are dissipating 1 watt, the junction temperature for an ambient of  $85^{\circ}\text{C}$  would be  $115^{\circ}\text{C}$ .

The lowest industrial temperature would be  $-10^{\circ}\text{C}$ . Using the graph in Fig. 4.40, the current variation would be approximately .8 to 1.3 of that at  $25^{\circ}\text{C}$ .

Processes usually specify an absolute maximum temperature, below which the device characteristics are guaranteed not to drift with time. This is of the order of  $70\text{--}125^{\circ}\text{C}$ .

Apart from transistors, capacitors and resistors will have thermal coefficients, that is, a variation with temperature. These variations are not very important for digital circuits but are of great importance for analog circuits.

### 4.10.2 Supply Voltage

The basic supply voltage for current digital CMOS systems is 5 volts. Smaller dimension processes will use a lower voltage, initially 3.3 volts and then maybe lower, while portable CMOS systems using batteries might have 1–3 volt power supplies. Component tolerances, temperature variation, or battery condition all combine to alter these nominal supply voltages. Thus when specifying a part, a variation on the supply voltage accompanies the data sheet. Normally, this is  $\pm 10\%$ . Thus for a nominal 5-volt power-supply, the lowest expected power-supply voltage is 4.5 volts and the highest is 5.5 volts. Similarly, for 3.3 volts, the values are 3.0 volts

and 3.6 volts. Some environments might require even larger variations in power supply.

For analog circuits, the designer must consider the voltage coefficient of each integrated device (i.e., transistor, resistor, capacitor), that is, the variation in that component's value with the operating voltage. This drives process engineers to search for voltage insensitive structures and circuit designers to search for components with opposite voltage coefficients so that one component's variation will be cancelled by another.

### 4.10.3 Process Variation

The fabrication process is a long sequence of chemical reactions that result in device characteristics that follow a normal or Gaussian distribution, as shown in Fig. 4.41. Retaining parts with a  $3\sigma$  distribution will result in .26% of parts being rejected. A  $2\sigma$  retention results in 4.56% parts being rejected, while a  $1\sigma$  results in 31.74% of parts being rejected. Obviously, keeping parts that are within  $1\sigma$  of nominal would waste a large number of parts. A 3- or 2- $\sigma$  limit is normal. A manufacturer with a commercially viable CMOS process should be able to supply a set of device parameters that are guaranteed to yield 2 or  $3\sigma$ .

The variations in device performance can be caused by variations in doping densities, implant doses and variations in the width and thickness of active diffusion and oxide layers and passive conductors. When considering




FIGURE 4.41 The distribution of process parameters

transistors the following terms are used to describe the boundary cases of performance:

- nominal.
- fast.
- slow.

That is, transistors that are of nominal speed, faster than nominal and slower than nominal. In CMOS, because there are at least two types of transistors, the characteristics of which are somewhat independent, one can have each of the above speeds ascribed to each type of transistor. Thus we might have the following boundary combinations:

- Fast-n fast-p.
- Fast-n slow-p.
- Slow-n slow-p.
- Slow-n fast-p.

In some processes, the gains of the p- and n-transistors track but the threshold voltages might not. In these cases one might see process corners such as the following:

- Slow-n, low- $V_{tp}$ .
- Low- $V_{tn}$  slow-p.

In addition to the transistor variation, conductors can vary in width and thickness, thus giving rise to variations in stray capacitance and resistance. Compared with the device variations, these tend to be smaller. They are usually insignificant for digital circuits but can be significant for analog circuits.

#### 4.10.4 Design Corners

When combined with the lowest temperature and the highest operating voltage that the circuit will encounter, the fast-n/fast-p processing corner is usually called the *worst-power* or *high-speed* corner (the term *corner* refers to an imaginary box that surrounds the guaranteed performance of the transistors). The slow-n/slow-p combination will have the slowest speed. When combined with the highest temperature and lowest operating voltage, it is usually called the *worst-speed* corner. The other combinations such as slow-n/fast-p or slow-n/low- $V_{tp}$  are of importance when designing ratioed circuits such as pseudo-nMOS.

Careful design involves simulating circuits at all appropriate corners to ensure correct operation and adequate performance. For instance, in a digital circuit, one would simulate or timing-analyze the circuit at the worst-speed corner

at the minimum clock period required. This corner would also be used to check external setup times while the worst power corner would be used to check hold time constraints (see Chapter 5). Depending on the constraints, many engineers operate the clock 10–20% higher in frequency at this corner during simulation or timing verification to give some extra margin. Then the circuit would be simulated and/or timing analyzed at the worst-power corner, checking for timing hazards and clock races. The power dissipation would also be checked at this corner (although this corner only changes the static dissipation due to ratioed logic).

### 4.10.5 Packaging Issues

Package selection can be very important because packages vary widely in cost and thermal impedance. Usually the more expensive a package for a given number of pins, the better the thermal impedance. The thermal impedance is a measure of the effectiveness with which a package can conduct heat away from the die. Ceramic pin-grid arrays (PGAs) have thermal impedances in the range 15–30°C/watt, while plastic quad flat packs (PQFPs) might range 40–50°C/watt. Some packages have finned metal heatsinks, spreaders, or embedded metal slugs to improve the thermal impedance, while keeping the cost low. Figure 4.42 shows some typical packages. Packages are normally rated in still air and for a given rate of air flow over the package. High-cost packaging might include forced air or liquid cooling through tiny ducts in the package. Usually the designer is bound by some constraints such as cost or maximum die temperature, and the design evolves accordingly. Some computers, notably the Cray, are largely defined by unique cooling technology. Packages also have a wide variation in lead inductance, with ceramic pin-grid arrays having the lowest values and cheap plastic packages the highest. Often in high-speed parts high-power-dissipation capability and low-lead inductance requirements go hand in hand.




FIGURE 4.42 Typical packages used for CMOS chips

**TABLE 4.11 CMOS Digital System Checks (Commercial)**

PROCESS	TEMP	VOLTAGE	TESTS
Fast-n/fast-p	0°C	5.5V (3.6V)	Power dissipation (DC), clock races, hold time constraints
Slow-n/slow-p	125°C	4.5V (3.0V)	Circuit speed, setup time constraints
Slow-n/fast-p	0°C	5.5V (3.6V)	Pseudo-nMOS noise margin, level shifters, memory write/read, ratioed circuits
Fast-n/slow-p	0°C	5.5V (3.6V)	Memories, ratioed circuits, level shifters

#### 4.10.6 Power and Clock Conductor Sizing

Power supply, noise on power supplies, and clock conductor size should be checked for metal migration problems at the worst-power corner.

#### 4.10.7 Summary

In summary then, any CMOS digital system should have completed the checks shown in Table 4.11.

Usually the main corner exercised is the slow-n/slow-p, high-temperature, low-voltage corner because this affects speed, which is usually the dominant design goal. Of course, remember the “published paper corner” (fast-n fast-p, low-temp, high-voltage), which makes all your circuits seem about three times faster than a manufacturable part.

### 4.11 Yield

An important issue in the manufacture of VLSI structures is the yield.<sup>42</sup> Although yield is not a performance parameter, it is influenced by such factors as

- technology.
- chip area.
- layout.<sup>43</sup>

Once the silicon has been processed, other manufacturing yield factors, such as scribe yield and packaging yield, also contribute to the overall yield of a device.

Yield is defined as

$$Y = \frac{\text{No. of Good Chips on Wafer}}{\text{Total Number of Chips}} \quad (4.82)$$

and may be described as a function of the chip area and defect density. Two common equations are used:

Seeds's model,<sup>44</sup> which is given by

$$Y = e^{-\sqrt{AD}} \quad (4.83)$$

where

$A$  = chip area

$D$  = defect density (defined as lethal defects per  $\text{cm}^2$ ).

This model is used for large chips and for yields less than about 30 percent. Murphy's model,<sup>45</sup> which is described by

$$Y = \left[ \frac{1 - e^{-AD}}{AD} \right]^2 \quad (4.84)$$

This model is used for small chips and for yields greater than 30 percent.

A more recent generalized model is as follows<sup>46</sup>:

$$Y = \prod_{i=1}^N \left( 1 + \sum_j \frac{A_j D_i P_{ij}}{c_i} \right)^{-c_i} \quad (4.85)$$

where

$i$  = the  $i$ th type of defect

$j$  = the  $j$ th module

$P_{ij}$  = the probability that an  $i$  defect will cause a fault in the  $j$ th area

$c_i$  = the constant relating to the density of a  $i$ th type of defect.

From these relations it is obvious that yield decreases dramatically as the area of the chip is increased. The latter two models account for the clustering of defects (i.e. they are not independent). One can easily encounter a situation in which all of the chips on a wafer are found to be defective. Modern fabrication lines using dry etching techniques generally yield a  $D$  value of around 1 to 5

defects/cm<sup>2</sup>. In order to improve yield it is possible to incorporate redundancy into the structure. In random logic, yield improvement is minimal due to increase in area. However, in memory structures, it is possible to gain dramatic improvement in yield through incorporation of redundant cells. The parametric yield is related to the number of chips that fail performance tests. In general, well-designed digital CMOS chips should not encounter parametric yield problems. For further information see Cox et al.<sup>47</sup>

## 4.12 Reliability

---

Designing reliable CMOS chips involves careful circuit design and processing with attention directed to the following potential reliability problems:

- “Hot electron” effects.
- Electromigration.
- Oxide failure.
- Bipolar transistor degradation.
- Package/chip power dissipation (die temperature).
- ESD protection.

Currently chips are subjected to a process called accelerated life testing where packaged chips are subjected to overvoltage and overtemperature in an effort to emulate the aging process. Any failures may then be used to estimate the actual lifetime of the part. This process is time consuming and comes right at the end of the project. Current research<sup>48,49</sup> attempts to build simulators that can estimate the reliability of a chip at the earliest possible point in the design cycle. These simulators are sure to be increasingly used as designers aim to increase the reliability of their chips and systems.

## 4.13 Scaling of MOS-transistor Dimensions

---

So far in this chapter, we have examined some electrical design issues and formulated some electrical design rules that should be taken into account when building high-performance circuits with current CMOS processes. As CMOS processes are improved and device dimensions are reduced, these rules will change. In this section, we take a look at the effect that these reduced dimensions will have on electrical circuit behavior.

### 4.13.1 Scaling Principles

First-order “constant field” MOS scaling theory is based on a model formulated by Dennard et al.<sup>50,51</sup> This indicates that the characteristics of an MOS device can be maintained and the basic operational characteristics preserved if the critical parameters of a device are scaled in accordance to a given criterion. With a constant field scaling, the scaled device is obtained by applying a dimensionless factor  $\alpha$  to

- all dimensions, including those vertical to the surface.
- device voltages.
- the concentration densities.

In practice, alternative scaling methods have been used over the last few years. The first is *constant voltage scaling*, where the  $V_{DD}$  voltage is kept constant, while the process is scaled. Another is *lateral scaling*, where only the gate length is scaled (this is commonly called a “gate-shrink” because it can be easily done to an existing mask database for a design). There are clearly other types of scaling that can be applied.

The resultant effect of these three types of scaling is illustrated in Table 4.12.

For constant field scaling, Table 4.12 shows that if device dimensions (which include channel length,  $L$ ; channel width,  $W$ ; oxide thickness,  $t_{ox}$ ; junction depth,  $X_j$ ; applied voltages; and substrate concentration density,  $N$ ) are scaled by the constant parameter  $\alpha$ , then the depletion layer thickness,  $d$ , the threshold voltage,  $V_p$ , and the drain-to-source current,  $I_{ds}$ , are also scaled. One of the important factors to be noted is that since the voltage is scaled, electric field,  $E$ , in the device remains constant. This has the desirable effect that many nonlinear factors essentially remain unaffected.

With constant voltage scaling,  $E$  increases, which has led to process development to reduce the deleterious effects of high fields (i.e.,  $L_{DD}$  structures).

The depletion regions associated with the pn junctions of the source and drain determine how small we can make the channel. As a rule, the source-drain distance must be greater than the sum of the widths of the depletion layers to ensure that the gate is able to exercise control over the conductance of the channel. Thus in order to reduce the length of the channel you need to reduce the width of the depletion layers. This is accomplished by increasing the doping level of the substrate silicon. In constant field scaling as we scale device dimensions by  $1/\alpha$ , the drain-to-source current,  $I_{ds}$ , per transistor decreases to  $1/\alpha$ , the number of transistors per unit area; that is, circuit density scales up by  $\alpha^2$ , which subsequently results in the current density scaling linearly with  $\alpha$ . Constant-voltage scaling exacerbates this problem

**TABLE 4.12 Influence of Scaling on MOS-Device Characteristics**

PARAMETER	SCALING MODEL		
	Constant field	Constant voltage	Lateral
Length ( $L$ )	$1/\alpha$	$1/\alpha$	$1/\alpha$
Width ( $W$ )	$1/\alpha$	$1/\alpha$	1
Supply voltage ( $V$ )	$1/\alpha$	1	1
Gate-oxide thickness ( $t_{ox}$ )	$1/\alpha$	$1/\alpha$	1
Current ( $I = (W/L)(1/t_{ox})V^2$ )	$1/\alpha$	$\alpha$	$\alpha$
Transconductance ( $g_m$ )	1	$\alpha$	$\alpha$
Junction depth ( $X_j$ )	$1/\alpha$	$1/\alpha$	1
Substrate doping ( $N_A$ )	$\alpha$	$\alpha$	1
Electric Field across gate oxide ( $E$ )	1	$\alpha$	1
Depletion layer thickness ( $d$ )	$1/\alpha$	$1/\alpha$	1
Load Capacitance ( $C = WL/t_{ox}$ )	$1/\alpha$	$1/\alpha$	$1/\alpha$
Gate Delay ( $VC/I$ )	$1/\alpha$	$1/\alpha^2$	$1/\alpha^2$
RESULTANT INFLUENCE			
DC power dissipation ( $P_s$ )	$1/\alpha^2$	$\alpha$	$\alpha$
Dynamic power dissipation ( $P_d$ )	$1/\alpha^2$	$\alpha$	$\alpha$
Power-delay product	$1/\alpha^3$	$1/\alpha$	$1/\alpha$
Gate Area ( $A = WL$ )	$1/\alpha^2$	$1/\alpha^2$	$1/\alpha$
Power Density ( $VI/A$ )	1	$\alpha^3$	$\alpha^2$
Current Density	$\alpha$	$\alpha^3$	$\alpha^2$

(increasing the current density by  $\alpha^3$ ), while a gate shrink increases the current density by  $\alpha^2$ . Thus proportionately wider metal power conductors are necessary for more densely packed structures. This is usually solved by adding metal layers that are used solely for power and ground.

Another characteristic illustrated in Table 4.12 is power density. For constant-field scaling, both the static power dissipation,  $P_s$ , and frequency-dependent dissipation,  $P_d$ , decrease by  $1/\alpha^2$  as the result of scaling. (The  $P_d$  value assumes that the frequency of operation is  $1/\text{Gate Delay}$ .) However, since the number of devices per unit area increases by  $\alpha^2$ , the resultant effect is that the power density remains constant. The power density for constant-voltage scaling increases by  $\alpha^3$ , while lateral scaling increases the power density by  $\alpha^2$ .

An estimation of the limit in power density is derived from the thermodynamic relationship given by Equation 4.81, that is

$$T_j = T_a + \theta_{ja} P d$$

Generally, the thermal resistance is expressed as  $\Delta^\circ\text{C}$  per watt, which means one watt of heat energy will raise the temperature by  $\Delta^\circ\text{C}$ . For a 144-pin pin-grid-array (PGA) package, this value is in the range of  $20^\circ\text{C}$  (ceramic) to  $40^\circ\text{C}$  (plastic) per watt. If we assume an ambient temperature of  $70^\circ\text{C}$ , and the maximum allowed silicon junction temperature is about  $110^\circ\text{C}$ , then the maximum power dissipation that does not require special cooling is

$$P_{max} = \frac{T_j - T_{amb}}{\theta_{ja}} = \frac{110 - 70}{(20 \rightarrow 40)} \quad (4.86)$$

$$= 1 \rightarrow 2 \text{ watts (plastic-ceramic)}$$

Specialized packages with forced cooling can handle power dissipations in the 10s of watts and above (at a cost!). The increase in power density for constant-voltage scaling and lateral scaling has forced manufacturers to develop and designers to use new package solutions.

As the temperature increases, the carrier mobility falls, thus reducing the gain of devices. This, in turn, would reduce the speed of circuits. If high-temperature, high-speed circuits are required, then special consideration during design is necessary. The current density increases for constant-field and constant-voltage scaling, necessitating better metalization (usually more layers) to deal with metal migration problems.

It is necessary to recognize that the variables shown in Table 4.12 are only first-order approximations. A more rigorous analysis would modify some of the values. For example, scaling of the substrate doping level by  $\alpha$  causes the mobility to decrease slightly. Therefore the propagation delay, as a rule, does not improve by as much as the predicted factor of  $1/\alpha$ . However, power dissipation will decrease by somewhat more than the expected value of  $1/\alpha^2$ . Thus the power-speed product remains at  $1/\alpha^3$ .

One of the limitations of first-order scaling is that it gives the wrong impression of being able to scale proportionally to zero dimension, or to zero threshold voltages. In reality, both theoretical and practical considerations do not permit such behavior.

### 4.13.2 Interconnect-Layer Scaling

Although scaling gives a number of improvements, there are a number of circuit parameters—such as voltage drop, line propagation delay, current density, and contact resistance—that exhibit significant degradation with scaling. For example, scaling the thickness and width of a conductor by  $\alpha$  reduces the cross-

sectional area by  $\alpha^2$ . The scaled-line resistance,  $R'$ , is given by

$$R' = \frac{\rho}{\frac{t}{\alpha}} \left[ \frac{L}{\frac{W}{\alpha}} \right] \quad (4.87)$$

$$= \alpha R,$$

where  $\rho$  is the conductivity term, which is related to sheet resistance by  $R_s' = \rho/\alpha t$ , and  $t$  is conductor thickness. The voltage drop along such a line can now be expressed as a constant field scaling

$$V_d' = (I/\alpha) (\alpha R) \quad (4.88)$$

$$= IR.$$

In a similar manner, we can derive the line-response time as

$$t_s' = (\alpha R) (C/\alpha) \quad (4.89)$$

$$= RC,$$

which is a constant. The influence of scaling on interconnection paths if the routing is scaled by  $\alpha$  and the current increases by  $1/\alpha$ , is summarized in Table 4.13.

For a constant chip size, many of the communication paths do not scale. That is, they still traverse the width or length of a chip (which usually does not vary). Thus the actual  $RC$  delays and voltage drops that are seen are greater than those predicted by Table 4.13.

The significance of this result is that it is somewhat difficult to take full advantage of the higher switching speeds inherent in scaled devices when signals are required to propagate over long paths. Thus the distribution and organization of clocking signals becomes a major problem as geometries are scaled. In addition, metal lines must carry a higher current with respect to

**TABLE 4.13 Influence of Scaling on Interconnect Media (Constant Field)**

PARAMETERS	SCALING FACTOR
Line resistance ( $r$ )	$\alpha$
Line response ( $rc$ )	1
Voltage drop	1

cross-sectional area; thus electron migration becomes a major factor to consider. This is another reason that as processes have developed, more metal layers have been added before scaling the gate dimensions drastically.

As the level of integration increases, the average line length on a chip tends to increase also, thereby increasing the capacitance. In addition, the resistance of wires increases and becomes more important relative to transistor resistance. However, the power dissipation per gate decreases, which diminishes the ability of gates driving wiring capacitances. Under such conditions, average gate delay is determined by the interconnection rather than the gate itself.

### 4.13.3 Scaling in Practice

In the time since this book was first published, Table 4.14 shows a (personal) scaling history that has been observed (with an idea of the chips designed).

What this shows is that over the last ten years, a constant-voltage scaling approach has been followed as the chips get more complex and faster. As this book is being written a real move to 3.3V is being seen. The problems that dominate design today are metal migration and  $RC$  delays (in metal wires!) just as was predicted by the scaling theory years ago.

## 4.14 Summary

In this chapter we have developed models to allow us to estimate circuit timing performance, power dissipation, and circuit yield. The principles of environmental and process-based design margining were also introduced. Combined with the models, design margining applied to any CMOS design

**TABLE 4.14 A Scaling History Since 1980 (Personal)**

YEAR	TECH	CHIP	SIZE (Tr)	SIZE (mm <sup>2</sup> )	SPEED (MHz)	V <sub>DD</sub>	TYPE OF SCALING
1980–1984	3.5μ	16-bit datapath and RAM	12K	25	5	5	
1985	2.0μ	Lisp μProcessor	250K	225	5	5	Constant voltage
1987	1.5μ	Lisp μProcessor	250K	144	8	5	Constant voltage
1989	1.2μ	Lisp μProcessor	250K	100	12	5	Constant voltage
1990	1.0μ	Ghost canceller	500K	54	56	3–5	Constant voltage
1992	0.8μ	Video decoder	1.2M	120	40	5	Constant voltage
1993+	0.5μ	??	>1M	100+	100+	3.3	Scaled V <sub>DD</sub> and gate length

method are the basis for designing reliable, well-engineered systems. The chapter concluded with an example of scaling theory that can be used to evaluate what a particular process scaling approach might yield.

## 4.15 Exercises

1. Explain the types of simulation you would carry out to DC- and AC-margin a CMOS chip that employed a mix of complementary and pseudo-nMOS logic.
2. A 6-in. wafer (1 defect/cm<sup>2</sup>) costs \$1000 to process. The function that is required for a CMOS chip can occupy 10 mm × 10 mm for a single chip or take 4 identical 5.5 × 5.5 mm chips. The package cost for the 10mm chip is \$15.00, whereas the package cost of the smaller chip is \$2.00. The testing cost for each die (prior to packaging) is \$1.50. What is the cheapest solution?
3. Design an output buffer that will buffer an external load of 50pF in 5 ns (internal driver  $W_p = 4\mu$ ,  $W_n = 4\mu$ ,  $L_n = L_p = 1\mu$ ,  $C_g = .0017 pF/\mu^2$ , assume source, drain and other stray capacitance is equal to gate capacitance of stage).  
(Use  $\mu_n \epsilon/t_{ox} = 90\mu A/V^2$ ,  $\mu_p \epsilon/t_{ox} = 30\mu A/V^2$ ,  $V_{DD} = 3V$ ).
  - a. Calculate the current drawn by 16 such buffers that are simultaneously driven at a clock rate of 20 MHz.
  - b. How many power and ground pads would be required for the 16 buffers if the  $V_{DD} + V_{SS}$  feed to each pad is 100 $\mu$ ?
4. A single lead package of inductance 20nH is in series with power and ground pads for the clock with the buffer designed above. What is the inductive spike due to this package inductance? What could you do to reduce this?
5. Explain how the shape of the input waveform to a CMOS logic gate alters the delay through the gate.
6. Calculate the approximate dynamic and short-circuit power dissipated in a chip operating with a  $V_{DD}$  of 5V at 100 MHz with an internal switched capacitance of 300pF (the average rise/fall time is 200 ps). How does the short-circuit dissipation change if the average rise/fall time is 500 ps?
7. A clock buffer takes an external TTL clock at 50 MHz and has to drive 300pF of on-chip load. Design a circuit for a buffer that minimizes the skew between the input clock and the on-chip clock. Cal-

culate the necessary power and ground bus-widths to keep the ground bounce below .25V with a 5V supply. (Assume the length of the power + ground-supply wires is 200 $\mu$ .) What width wire should exit the clock buffer to drive the on-chip load? How many contacts are required in the via that is necessary in this connection? (Ignore inductive effects)

8. Derive the scaled values for speed and power density for a process option that scales the voltage and the gate length.
9. You are designing logic intensive devices on a 2-level-metal, single poly CMOS process and you have the option of using a new process step that adds silicided polysilicon or metal3. Which would you choose, and why?
10. Explain why different criteria might be used to size transistors in tightly coupled small-fan-out circuits versus widely spaced high-fan-out circuits.
11. A silicided word line (1 $\mu$  wide, 1 mm long, 4  $\Omega$ /square) is used for a RAM memory. If the per bit capacitance of each RAM cell is 8000 aF (transistors and routing) and there are 64 memory cells in a row, what is the worst-case word-line delay for a driver with  $\beta_p = 2.5\text{mA}/\text{V}^2$  and  $\beta_n = 3\text{mA}/\text{V}^2$ ? How would you improve this speed?

## 4.16 References

1. M. Horowitz and R. W. Dutton, "Resistance extraction from mask layout," *IEEE Transactions on CAD*, vol. CAD-2, no. 3, Jul. 1983, pp. 145–150.
2. E. F. Girczyc and A. R. Boothroyd, "A one-dimensional DC model for nonrectangular IGFETs," *IEEE Journal of Solid State Circuits*, vol. SC-18, no. 6, Dec. 1983, pp. 778–784.
3. Lance A. Glasser and Daniel W. Dobberpuhl, *The Design and Analysis of VLSI Circuits*, Reading, Mass.: Addison-Wesley, 1985, pp. 78–79.
4. Bing J. Sheu and Ping-Keung Ko, "Measurement and modeling of short-channel MOS transistor gate capacitances," *IEEE JSSC*, vol. SC-22, no. 3, June 1987, pp. 464–472.
5. Steve Shoo-Shiun Chung, "A charge-based capacitance model of short-channel MOSFET's," *IEEE Transactions on CAD*, vol. 8, no. 1, Jan. 1989, pp. 1–7.
6. Mehmet A. Cirit, "The Meyer model revisited: why is charge not conserved?" *IEEE Transactions on CAD*, vol. 8, no. 10, Oct. 1989, pp. 1033–1037.
7. Erich Barke, "Line-to-ground capacitance calculation for VLSI: a comparison," *IEEE Transactions on CAD*, vol. 7, no. 2, Feb. 1988, pp. 295–298.
8. C. P. Yuan and T. N. Trick, "A simple formula for the estimation of the capacitance of two-dimensional interconnects in VLSI circuits," *IEEE Electronic Device Letters*, vol. EDL-3, 1982, pp. 391–393.

9. N. v.d. Meijs and J. T. Fokkema, "VLSI circuit reconstruction from mask topology," *Integration*, vol. 2, no. 2, 1984, pp. 85–119.
10. A. E. Ruehli and P. A. Brennan, "Accurate metallization capacitances for integrated circuits and packages," *IEEE JSSC*, vol. SC-8, no. 4, Aug. 1973, p. 289.
11. J. H. Chern, J. T. Maeda, L. A. Arledge, and P. Yang, "SIERRA: A 3-D device simulator for reliability modeling," *IEEE Transactions on CAD*, vol. 8, no. 5, 1989, pp. 516–527.
12. Jue-Hsien Chern, Jean Huang, Lawrence Arledge, Ping-Chung Li, and Ping Yang, "Multilevel metal capacitance models for CAD design synthesis systems," *IEEE Electron Device Letters*, vol. 13, no. 1, Jan. 1992, pp. 32–34.
13. Chern et al., 1992, *op. cit.*
14. A. E. Ruehli, "Survey of computer-aided electrical analysis of integrated circuits interconnections," *IBM Journal of Research and Development*, vol. 23, 1979, pp. 626–639.
15. A. E. Ruehli and P. A. Brennan, "Efficient capacitance calculations for three-dimensional multiconductor systems," *IEEE Transactions on Microwave Theory Techniques*, vol. MTT-21, Feb. 1973, pp. 76–82.
16. A. E. Ruehli and P. A. Brennan, "Capacitance models for integrated circuit metallization wires," *IEEE JSSC*, vol. SC-10, Dec. 1975, pp. 530–536.
17. Zhen-qi Ning and Patrick M. DeWilde, "SPIDER: capacitance modelling for VLSI interconnections," *IEEE Transactions on CAD*, vol. 7, no. 12, Dec. 1988, pp. 1221–1228.
18. A. H. Zemanian, Reginald P. Tewarson, Chi Ping Ju, and Juif Frank Jen, "Three-dimensional capacitance computations for VLSI/ULSI interconnections," *IEEE Transactions on CAD*, vol. 8, no. 12, Dec. 1989, pp. 1319–1326.
19. W. Richard Smith, Scott Powell, and George Persky, "A 'missing neighbor model' for capacitive loading in VLSI interconnect channels," *IEEE JSSC*, vol. SC-22, no. 4, Aug. 1987, pp. 553–557.
20. H. B. Bakoglu, *Circuits, Interconnections and Packaging for VLSI*, Reading, Mass.: Addison-Wesley, 1990, chapters 4, 5, and 6.
21. M. I. Elmasry, "Digital MOS integrated circuits: a tutorial," in *Digital MOS Integrated Circuits*, edited by M. I. Elmasry, New York: IEEE Press, 1981, pp. 4–27.
22. Srinivasa R. Vemuru and Arthur R. Thorbjornsen, "Variable-taper CMOS buffer," *IEEE JSSC*, vol. 26, no. 9, Sept. 1991, pp. 1265–1269.
23. Sanjay Dhar and Mark A. Franklin, "Optimum buffer circuits for driving long uniform lines," *IEEE JSSC*, vol. 26, no. 1, Jan. 1991, pp. 32–40.
24. Takayasu Sakurai and A. Richard Newton, "Delay analysis of series-connected MOSFET circuits," *IEEE JSSC*, vol. 26, no. 2, Feb. 1991, pp. 122–131.
25. Nils Hedenstierna and Kjell O. Jeppson, "CMOS circuit speed and buffer optimization," *IEEE Transactions on CAD*, vol. CAD-6, no. 2, Mar. 1987, pp. 270–281.
26. J. Rubenstein, P. Penfield, Jr., and M. A. Horowitz, "Signal delay in RC networks," *IEEE Transactions on CAD*, vol. CAD-2, Jul. 1983, pp. 202–211.
27. M. Horowitz, "Timing models for MOS circuits," Ph.D. Dissertation, Center for Integrated Systems, Stanford University, 1983.
28. C. Mead and L. Conway, *Introduction to VLSI Systems*, Reading, Mass.: Addison-Wesley, 1980.
29. John K. Ousterhout, "Switch-level delay models for digital MOS VLSI," *Proc. 21st IEEE/ACM Design Automation Conference*, Albuquerque, N.M., June 1984, pp. 542–548.

30. C. J. Terman, "Simulation Tools for VLSI," in *VLSI CAD Tools and Applications* (Wolfgang Fichtner and Martin Morf, eds.), Boston, Mass.: Kluwer Academic, 1987.
31. J. Rubenstein et al., *op. cit.*
32. W. C. Elmore, "The transient response of damped linear networks with particular regard to wide-band amplifiers," *Journal of Applied Physics*, vol. 19, no. 1, Jan. 1948, pp. 55–63.
33. D. J. Pilling and J. G. Skalnik, "A circuit model for predicting transient delays in LSI logic systems," *Proc. 6th Asilomar Conference on Circuits and Systems*, 1972, pp. 424–428.
34. John K. Ousterhout, *op. cit.*
35. M. D. Matson and L. A. Glasser, "Macromodeling and optimization of digital MOS VLSI circuits," *IEEE Transactions on CAD*, vol. CAD-5, Oct. 1986, pp. 659–678.
36. Berhhard Hoppe, Gerd Neuendorf, Doris Schnitt-Landsiedel, and Will Specks, "Optimization of high-speed CMOS logic circuits with analytical models for signal delay, chip area, and dynamic power dissipation," *IEEE Transactions on CAD*, vol. 9, no. 3, Mar. 1990, pp. 236–247.
37. C. Mead and L. Conway, *op. cit.*
38. Nils Hedenstierna and Kjell O. Jeppson, *op. cit.*
39. Srinivasa R. Vemuru and Arthur R. Thorbjornsen, *op. cit.*
40. J. Fishburn and A. Dunlop, "TILOS: A polynomial programming approach to transistor sizing," *Proc. IEEE International Conference on Computer Aided Design (ICCAD)*, Nov. 1985, pp. 326–328.
41. Harry J. M. Veendrick, "Short-circuit—dissipation of static CMOS circuitry and its impact on the design of buffer circuits," *IEEE JSSC*, vol. SC-19, no. 4, Aug. 1984, pp. 468–473.
42. K. Saito and E. Arai, "Experimental analysis and new modeling of MOS LSI yield associated with the number of elements," *IEEE JSSC*, vol. SC-17, no. 1, Feb. 1982, pp. 28–33.
43. R. D. Rung, "Determining IC layout rules for cost minimization," *IEEE JSSC*, vol. SC-16, no. 1, Feb. 1981, pp. 35–43.
44. R. B. Seeds, "Yield and cost analysis of bipolar LSI," paper 1.1, *Proc. IEEE International Electron Devices Meeting*, Oct. 1967.
45. B. T. Murphy, "Cost-size optima of monolithic integrated circuits," *Proc. IEEE*, vol. 52, Dec. 1964, pp. 1537–1545.
46. Charles Kooperberg, "Circuit layout and yield," *IEEE JSSC*, vol. 23, no. 4, Aug. 1988, pp. 887–892.
47. P. Cox, P. Yang, S. S. Mahant-Shetti and P. K. Chatterjee, "Statistical modeling for efficient parametric yield of MOS VLSI circuits," *IEEE JSSC*, vol. SC-20, no. 1, Feb. 1985, pp. 391–398.
48. Chenming Hu, "IC reliability simulation," *IEEE JSSC*, vol. 27, no. 3, Mar. 1992, pp. 241–246.
49. Wen-Jay Hsu, Bing J. Sheu, Sudhir M. Gowda, and Chang-Gyu Hwang, "Advanced integrated-circuit reliability simulation including dynamic stress effects," *IEEE JSSC*, vol. 27, no. 3, Mar. 1992, pp. 247–257.
50. R. H. Dennard et al. in *Semiconductor Silicon Electrochemical Society*, (H. R. Huff and R. R. Burgess, eds.), 1973.
51. R. H. Dennard et al., *IEEE JSSC*, vol. SC-9, 1974.



# CMOS CIRCUIT AND LOGIC DESIGN

# 5

## 5.1 Introduction

---

In Chapter 1, CMOS logic was introduced with the assumption that MOS transistors act as simple switches. We have seen in subsequent chapters that certain limitations pertain to MOS transistors that detract from this idealized viewpoint. Furthermore, we have only considered fully complementary logic structures and the ratioed CMOS inverter.

In this chapter we examine alternative CMOS logic configurations to the fully complementary CMOS logic gate. The objective in doing this is to present a range of options that may be useful in a given design situation. While 95% of all design in CMOS can be accommodated by complementary CMOS gates, high-speed, low-power-dissipation, or density restrictions may force another solution: one should always use the circuit that satisfies the application that is the safest and easiest to design and verify. Clocking strategies and storage are also treated. We examine the effects of nonideal switch behavior on circuits. Since we may be interested in designing physical layouts and creating performance optimized designs, two areas have to be addressed in order to achieve a prescribed behavior:

1. Circuit (structural) design.
2. Layout (physical) design.

As we will see, these two phases of design are intimately meshed. The density, behavior, and power dissipation of circuits may have a direct impact on any high-level architectural decisions and may allow or preclude options based on the selection of a logic style or clocking method. For this reason it is important for the system designer to have some idea of low-level circuit options.

The final section in this chapter deals with the important area of I/O circuits—the interface between the internals of a chip and the outside world.

## 5.2 CMOS Logic Gate Design

To achieve correct operation of any integrated logic gate, both functional and temporal (timing) constraints have to be satisfied. For CMOS logic the following effects can result in incorrect functioning of a gate:

- Incorrect or insufficient power supplies, or power supply noise (noise on ground and/or power signals).
- Noise on gate inputs.
- Faulty transistors.
- Faulty connections to transistors.
- Incorrect ratios in ratioed logic.
- Charge sharing or incorrect clocking in dynamic gates.

It is important to note that when supplied with good power supplies, a correctly fabricated complementary CMOS gate will *always* function correctly (even in the presence of a good deal of noise and with low power-supply voltages). This “safeness” of function is one good reason CMOS technology is a cornerstone of modern system-level IC technology—there is little guesswork. For ratioed gates and dynamic gates, the function of gates may be compromised by poor design, sloppy layout, and unforeseen noise. This is why these styles of gates are not generally used in ASIC logic designs.

When it comes to optimizing the temporal aspects of CMOS logic, there are many more options from which to choose. Accordingly, a fair proportion of the design cycle of a performance CMOS IC might be spent optimizing the speed of the design. As we found in Chapter 4, the rise/fall delay time of a CMOS logic gate may be approximated by

$$k \frac{C_{load}}{\beta_{eff(rise/fall)} V_{DD}}, \quad (5.1)$$

where

$k$  is a constant ( $\approx 2-4$ )

$\beta_{eff(rise/fall)}$  is the effective  $\beta$  of the pull-up or pull-down chain in a gate

$C_{load}$  is the load capacitance seen by the gate

$V_{DD}$  is the power supply voltage.

In turn,  $\beta_{eff}$  is affected by

- the number and size of transistors in series (or parallel) in the pull-down (fall time) or pull-up (rise time).

$C_{load}$  the load capacitance seen by the gate is dependent on

- the size of the transistors in the gate (self-loading)
- the size and number of transistors to which the gate is connected.
- the routing capacitance between a gate and the ones it drives.

Furthermore, not reflected in this simple derivation, the speed of a gate may be affected by the rise or fall time of the input signal.

In many designs there will be many logic paths that do not require any conscious effort when it comes to speed. However, usually there will be a number of paths, called the *critical paths*, that require attention to timing details. These may be recognized by experience or timing simulation, but most designers use a timing analyzer, which is a design tool that automatically finds the slowest paths in a logic design (see Chapter 6). The critical paths can be affected at four main levels:

- The architectural level.
- The RTL/logic gate level.
- The circuit level.
- The layout level.

The most leverage is achieved by completing a good architecture. That is, designing the overall function in the most efficient manner at the highest level possible. This usually requires broad knowledge of the algorithms that implement the function and chip parameters, such as how many gate delays fit in a clock cycle, how fast addition occurs, or how fast memories access.

The next level of timing optimization comes at the RTL/logic level where pipelining, the type of gates (i.e., INVERTER/BUFFER, NAND/AND, NOR/OR, XOR) and the fan-in and fan-out of the gates (see Section 5.2.1) are designed. This transformation from function to logic and

registers may be done by experience, by experimentation, or, increasingly, by logic synthesis. Remember, however, that no amount of skillful logic design can overcome a poor architecture.

Once the logic level has been decided, the circuit level of design can be used to optimize a critical speed path. This may be done by sizing transistors or using other styles of CMOS logic (see later in this chapter).

Finally, one can affect the speed of a set of logic by rearranging the physical layout.

Depending on the style of CMOS design, some of these knobs may be tweaked to various extents. For instance, in semicustom gate-array design the size of transistors is fixed, and many times the layout is produced automatically. For this reason critical paths are fed to the placement and routing programs so that critical nets are routed with the minimum interconnect length between them. At the other extreme, custom design allows for the maximum of flexibility in optimization.


For the remainder of this section we will examine some of the first-order logic design trade-offs required in the design of CMOS logic to meet certain timing constraints. Following this, some second-order effects that are of importance when designing for maximum performance will be covered.

### 5.2.1 Fan-in and Fan-out

The *fan-in* of a logic gate is the number of inputs the gate has in the logic path being exercised. Figure 5.1(a) illustrates the fan-in of a number of gates. For instance, a 4-input NAND gate has a fan-in of 4, while a 2-input NOR gate has a fan-in of 2.

The *fan-out* of a logic gate is the total number of gate inputs that are driven by a gate output. This is usually expressed in terms of some default gate size. For instance, one might express the loading of a minimum-sized inverter (for the technology, library, etc.) as unity. In the circuit shown in Fig. 5.1(b), the 2-input NAND gate has a fan-out of 4.

The *stage ratio* is the increase in transistor size in successive logic stages. Correct selection of this ratio can markedly affect timing in cascaded logic stages.



**FIGURE 5.1** (a) Fan-in of CMOS gates; (b) Fan-out of CMOS gates

The fan-in of a gate affects the speed of the gate in the following manner. In Chapter 4 we found that if two identical transistors are connected in series, the rise (or fall) time will be approximately double that for a single transistor with the same capacitive load.

When gates with large numbers of inputs have to be implemented, the best speed-performance may be obtained by using gates where the number of series inputs ranges between about 2 and 5. To illustrate this point, a very simple analysis will be presented. We will consider  $t_{dr}$  the worst-case rise delay time for an  $m$ -input NAND gate (one p-device turning on), to be (ignoring body effect - see Section 4.5.4.5),

$$t_{dr} = \frac{R_p}{n} (mnC_d + C_r + kC_g), \quad (5.2a)$$

where

$R_p$  = the effective resistance of p-device in a minimum-sized inverter

$n$  = width multiplier for p-devices in this gate

$k$  = the fan-out (number of inputs connected to gate output, say, in units of minimum-sized inverters)

$m$  = fan-in of gate

$C_g$  = gate capacitance of a minimum-sized inverter

$C_d$  = source/drain capacitance of a minimum-sized inverter (Note: the p and n contributions are added as an approximation (worst case) to model the effect of internal diffusion regions loading the gate as well as diffusions connected to the output)

$C_r$  = routing capacitance.

This can be reformulated as

$$\begin{aligned} t_{dr} &= \frac{R_p}{n} (mnrC_g + q(k)C_g + kC_g) \\ &= \frac{R_p C_g}{n} (mnr + q(k) + k) \\ &= R_p C_g mr + \frac{R_p C_g}{n} q(k) + \frac{R_p C_g}{n} k, \end{aligned} \quad (5.2b)$$

where

$r = C_d/C_g$ , the ratio of the intrinsic drain capacitance of an inverter to the gate capacitance,

and

$q(k)$  = a function of the fan-out representing the routing capacitance as a multiplier times the gate capacitance.

The latter function might be used prior to an actual layout being available. The function varies for different technologies and different types of circuit layout types. A starting approximation for standard cell or gate-array layouts (usually control logic) would be  $q(k) = k$ ; in other words, the routing capacitance adds as much routing capacitance as there is gate capacitance. In these cases it might pay to increase the size of the driving transistors because the relative effect of the routing capacitance would be reduced. In custom-designed data paths,  $q(k)$  might be  $.1 \rightarrow .2k$  where the circuit is dominated by self-loading. In these cases there might be no advantage to increasing the size of the transistors because this only increases the routing capacitance while the self-loading remains constant and the area increases.

The above equation is of the form

$$t_{dr} = t_{internal-r} + k \times t_{output-r}, \quad (5.3)$$

which was a gate-delay approximation introduced in Chapter 4 (Eq. 4.58) with

$$t_{internal-r} = R_p C_g m r$$

and

$$t_{output-r} = \frac{R_p C_g}{n} \left( 1 + \frac{q(k)}{k} \right).$$

Similarly, the fall delay time,  $t_{df}$  is approximated by

$$t_{df} = m \frac{R_n}{n} (m n r C_g + q(k) C_g + k C_g) \quad (5.4a)$$

$$= R_n C_g m^2 r + m k \frac{R_n C_g}{n} \left( 1 + \frac{q(k)}{k} \right) \quad (5.4b)$$

$$= t_{internal-f} + k \times t_{output-f} \quad (5.4c)$$

where

$R_n$  = the effective resistance of an n-device in a minimum-sized inverter.

The previous equations assume an “equal-sized”-gate strategy often used in standard cells and gate arrays where the p- and n-transistors in gates are fixed in size with relation to each other. This condition is usually enforced to automate the layout in a straightforward manner. Another equally valid strategy would be to use an “equal-delay” method, where the rise and fall times are equalized. This may allow a somewhat smaller gate. In the above example of a NAND gate, the n-pull-down chain would normally be the slowest. Hence with

$$t_{dr} = t_{df}$$

$$\frac{R_p}{n} (mnrC_g + q(k)C_g + kC_g) = m\frac{R_n}{n} (mnrC_g + q(k)C_g + kC_g)$$

$$R_p = mR_n.$$

Thus

$$\beta_p W_p = \frac{\beta_n W_n}{m}.$$

Hence, using this method, the p-devices would be made  $\beta_n/m\beta_p$ <sup>th</sup> the width of the n-devices.

The equations for an  $m$ -input NOR gate for the equal-sized option are similar in nature:

$$t_{dr} = m\frac{R_p}{n} (mnrC_g + q(k)C_g + kC_g) \quad (5.5)$$

$$t_{df} = \frac{R_n}{n} (mnrC_g + q(k)C_g + kC_g) \quad [\text{one n-device turning on}] \quad (5.6)$$

### 5.2.2 Typical CMOS NAND and NOR Delays

Figure 5.2 shows the delay for a family ( $W_n = 6.4\mu$ ,  $L_n = 1\mu$ ,  $W_p = 12.8\mu$ ,  $L_p = 1\mu$ ,  $t_{input-rise/fall} = .1ns$ ,  $C_L = 0 \rightarrow 1pF$ ) of NAND and NOR gates measured by simulation with SPICE at the worst-speed-process corner for a particular CMOS process. Table 5.1 summarizes the data shown in Fig. 5.2 in terms of Eq. (5.1).

From these graphs we can calculate effective resistances for the transistors. From Eq. (5.2) with the following process parameters:

$n = 4$  (the n-transistors are four times the minimum size that they can be)

$kC_g = C_L$

$q(k) = 0$  (all load lumped into the  $kC_g$  term above)




FIGURE 5.2 CMOS gate delays

$$rC_g (= C_d) = .005pF \quad (C_g = .003pF, r = 1.7); W_p = 2W_n$$

$$t_{df-nand} = m \frac{R_{n-nand}}{4} (m \times 4 \times .005 + C_L)$$

**TABLE 5.1 NAND- and NOR-Gates Delays Measured with SPICE**

GATE	$t_{\text{internal-f}}$ (ns)	$t_{\text{output-f}}$ (ns/pF)	$t_{\text{internal-r}}$ (ns)	$t_{\text{output-r}}$ (ns/pF)
INV	.08	1.7	.08	2.1
ND2	.2	3.1	.15	2.1
ND3	.41	4.4	.2	2.1
ND4	.68	5.7	.25	2.1
ND8	2.44	10.98	.38	2.2
NR2	.135	1.75	.25	4.1
NR3	.14	1.83	.52	6.2
NR4	.145	1.88	.9	8.2
NR8	.19	1.8	3.35	16.4

with


$$R_{n\text{-nand}} = \frac{4 \times t_{df\text{-nand}}}{m (.02 \times m + kC_g)}$$

Similarly, values for the n-transistor resistance in NOR gates and p-transistor resistance may be calculated. The results for the gates shown in Fig. 5.2 are tabulated in Table 5.2.

Table 5.1 and Fig. 5.2 show that, for a given size of transistor, NAND gates are generally a better choice than NOR gates in complementary CMOS logic. If NOR gates are used, the fan-out should be limited. In general, any large fan-out should be driven with an inverter.

**TABLE 5.2 Effective Resistance Values for a Typical 1 $\mu$  CMOS Process (m = 1 – 4)**

GATE	$R_n$ ( $\Omega$ )	$R_p$ ( $\Omega$ )
INV	7.1K	8.5K
ND2	6.3K	8.6K
ND3	6.0K	8.7K
ND4	5.9K	8.8K
NR2	7.3K	8.4K
NR3	7.4K	8.4K
NR4	7.5K	8.4K



**FIGURE 5.3** 8-input AND gate construction

### Example

As an example of a simple logic decision consider the implementation of an 8-input AND gate driving a  $1pF$  load (for instance, a row decoder in a RAM or ROM), we may use the following (Fig. 5.3):

- Approach 1—An 8-input NAND and an inverter.
- Approach 2—Two 4-input NANDs and a 2-input NOR.
- Approach 3—Four 2-input NANDs, two 2-input NORs, a 2-input NAND, and an inverter.

Using the values in Table 5.1, the delays shown in Table 5.3 may be calculated (for a rising output). (*Note:* The effect of the input rise or fall time of a gate is accounted for by adding  $.44t_{fr}$  (Eq. 4.53) to the step-input delay of the stage. SPICE values are shown in parentheses under the calculated delay value.)

The result shows a classic CMOS trade-off. The approach with the most number of stages provides the best result. (For completeness, the SPICE fall times are  $2.7ns$ ,  $2.3ns$ , and  $2.6ns$ , respectively).

Note that any series resistance inserted in series with the charging or discharging path of a gate will affect switching speed. For instance, if an n-transistor is connected to the  $V_{SS}$  supply by a long resistive wire, the gate will be slower than necessary. Therefore, you should watch long resistive connections in gates. This also includes connecting power supplies to gates via resistive polysilicon, diffusion, or insufficient contacts.

**TABLE 5.3 Comparison of Approaches to Designing an 8-input AND Gate**

APPROACH	DELAY STAGE 1 <i>ns</i>	DELAY STAGE 2 <i>ns</i>	DELAY STAGE 3 <i>ns</i>	DELAY STAGE 4 <i>ns</i>	TOTAL DELAY (SPICE) <i>ns</i>
1	2.82	3.37			6.2
ND8-> INV	ND8 falling	INV rising			(6.5)
2	.88	4.36			5.24
ND4-> NR2	ND4 falling	NR2 rising			(5.26)
3	.31	.4	.31	2.17	3.19
ND2-> NR2-> ND2-> INV	ND2 falling	NR2 rising	ND2 falling	INV rising	(3.46)

### 5.2.3 Transistor Sizing

In Chapter 4 we discussed the notion of the stage ratio of an inverter chain where inverters are sized progressively to drive a large capacitive load. As the example above shows, certain logic circuits can also have signals that have large capacitive loads due to large fan-out. Clocks and reset signals are common examples, but other examples, such as row line decoders, frequently arise. In these cases, it may be advantageous to size logic gates to improve the delay between stages. The level at which this can be exercised depends on the design style that is being used. In a gate array one may increase the gate size by a fixed size that is usually that of the unit-sized inverter. Standard cell designs might have a wider range of size options for gates. Custom designs allow continuous variability of each transistor size in each gate. The latter freedom is rarely needed in all but the most stringent designs.

In the 8-input AND gate example above, the transistors were a uniform size (as would be the case in a gate-array or maybe a standard cell library). The total area of each implementation is proportional to the total size of the transistors used in the approach. Thus the areas for the implementations in Fig. 5.3 are summarized in Table 5.4.

In a row decoder application, there would be some advantage to reducing the area and the fan-in to the smallest possible value because multiple row drivers are needed to drive different rows in the memory. An improvement may be achieved by initially sizing the transistors to balance the rise and fall times of the gates. For instance, by reducing the size of the parallel p-transistors in the NAND gates, reducing the size of the parallel n-transistors in the NOR gates, and grading the transistor sizes in Approach 3, the delays shown in Table 5.5 were achieved.

**TABLE 5.4 Areas for 8-input AND Gate Implementations**

APPROACH	AREA
1	216
2	216
3	360

*(Note: In a real row decoder, some of the gates may be shared between different row decoders.)*

The rise times have been improved and the areas improved at the expense of the fall times. This may be an appropriate trade-off for a row decoder, where the rise time determines the access time of the memory.

The ability to arbitrarily size transistors to achieve optimal delays is often limited by other layout constraints. For instance, Approach 1 would allow a simple software layout generator to be constructed to cater for a generalized n-bit decoder, while the other approaches may be more difficult. Other considerations might drive the selection, such as minimizing the area for power dissipation considerations.

When designing circuits at any level (gate or circuit), one must balance the time to optimize such gates versus the overall effect on the system. Quite often, the performance gained might be in a part of a circuit where the improvement will not be reflected as a gain in the system as a whole. For this reason, a good starting point is to use minimum-sized devices throughout and then optimize paths from a critical-path-timing analysis. Minimum size means different things in different design technologies. In a custom design it might mean a transistor that is the minimum size that geometric design rules allow. In a gate array system it might be a transistor pair 5 to 10 times the size of the smallest pair that can be fabricated.

**5.2.4 Summary**

From the discussion in this section it may be seen that when designing CMOS complimentary logic with speed as a concern, there are some basic

**TABLE 5.5 Delays for 8-input AND Gate with Some Transistor Sizing**

APPROACH	$t_r$	$t_f$	AREA	ORIGINAL FAN-IN	NEW FAN-IN
1	4.7	4.5	120	12	6
2	4.8	4.9	136	12	6
3	3.4	3.7	124	12	4

guidelines:

- Use NAND structures where possible.
- Place inverters (or at worst, small fan-in NAND gates) at high fan-out nodes, if possible.
- Avoid the use of NOR structures in high-speed circuits, especially with a fan-in greater than four and where the fan-out is large.
- Use a fan-out below 5–10.
- Use minimum-sized gates on high fan-out nodes to minimize the load presented to the driving gate.
- Keep rising and falling edges sharp.
- When designing with power or area as a constraint, remember that large fan-in complementary gates will always work given enough time.


## 5.3 Basic Physical Design of Simple Logic Gates

---

In this section we will examine the physical layout of CMOS gates in a general sense to examine the impact of the physical structure on the behavior of the circuit. This section begins with an outline of different inverter layout forms. (To simplify layouts, “unit”-sized transistors will generally be shown. In actual layouts, the correct dimension transistors would be arrived at via detailed circuit design. P-transistors will often be shown double the “unit” size. A symbolic layout style is used to show most layouts. This omits select layers and wells and uses stylized contacts [no surrounds]. Wires and transistors are arranged on a grid. Actual layouts would space the grid proportionately to design rules.)

### 5.3.1 The inverter


By examining the circuit diagram for the inverter (Fig. 5.4a), we should be able to effect a physical layout by substituting layout symbols for the schematic symbols. In a schematic, lines drawn between device terminals represent connections. Any nonplanar situation is dealt with by simply crossing two lines (i.e., the connection between the drain of the n-transistor and the drain of the p-transistor). However, in a physical layout, we have to concern ourselves with the interaction of physically different interconnection layers. We know from our consideration of the fabrication process, that the source and drain of the n-transistor are n-diffusion regions, while the p-transistor uses p-diffusion regions for these connections. Additionally, in a bulk CMOS process, we can not make a direct connection from n-diffusion to



**FIGURE 5.4** A sequence of steps to create the physical layout of an inverter

p-diffusion. Thus we have to implement the simple interdrain connection in the structural domain as at least one wire and two contacts in the physical domain. Assuming that the process does not have local interconnect or buried contacts, this connection has to be in metal. Substituting layout symbols, the partial inverter shown in Fig. 5.4(b) results. By similar reasoning, the simple connections to power,  $V_{DD}$ , and ground,  $V_{SS}$ , could be made using metal wires and contacts (Fig. 5.4c). Power and ground are usually run in metal (for low resistance from circuit to power supply). The common gate connection may be a simple polysilicon wire. Finally, we must add substrate contacts that are not implied in the schematic. The resulting symbolic schematic is shown in Fig. 5.4(d). Converting this to a symbolic layout yields the arrangement shown in Fig. 5.5(a). An alternative layout is shown in Fig. 5.5(b), where the transistors are aligned horizontally.


Note that there are some topology variations that may be used to enable nonplanar connection schemes to be implemented. For instance, if a metal line has to be passed through the middle of the cell from the left end of the cell to the right end, the layout shown in Fig. 5.5(c) could be used. Here, horizontal metal straps connect to a vertical metal2 or polysilicon line, which in turn connects the drains of the transistors. Alternatively, if a metal line is to be passed from left to right at the top or bottom of the cell, the power and ground connections to the transistors may be made in the appropriate diffusion layer (Fig. 5.5d). This, in effect, makes the inverter transparent to horizontal metal connections that may have to be routed through the cell. From the considerations that affect performance, the previous deviations from the original layout have little effect. In the case of a vertical polysilicon drain connection, an extra connection resistance is incurred. This would be approximately  $2R_{contact} + R_{poly}$ , where  $R_{contact}$  is the resistance of a metal-polysilicon contact and  $R_{poly}$  is the resistance of the polysilicon runner. In addition, a slight extra capacitance may be incurred. Usually the result of both of these effects would be inconsequential. For the power and ground diffusion connections, the penalty is a series-connection resistance and



**FIGURE 5.5** Symbolic layouts for the CMOS inverter

increased capacitance. As a rule of thumb, the resistance should be kept an order of magnitude below the transistor “on” resistance. The capacitance on supply connections does not normally affect performance and in some cases may be intentionally increased to reduce on-chip power supply noise. Running a polysilicon connection from left to right must be completed below or above the transistors, with the transistors using metal connections to power and ground. Polysilicon passing from left to right through the middle of the cell requires a metal strap. These layouts are also shown in Plate 3(a).


The addition of a second layer of metal allows more interconnect freedom with the two other interconnect layers. The second-level metal may be used to run  $V_{DD}$  and  $V_{SS}$  supply lines. Alternatively, second-level metal may be used to strap polysilicon in a parallel connection style to reduce delays due to long poly runs. In these cases, the layouts remain approximately the same, with the exception of the added metal2 wires and metal1 connection stubs. Some options are shown in Figs. 5.6(a) and 5.6(b).



**FIGURE 5.6** Metal2/Metal3 symbolic layouts for the CMOS inverter

A third level of metal is usually used for power and ground connections. Figures 5.6(c) and 5.6(d) show some alternative layouts. A strict vertical poly, horizontal metal1, vertical metal2, horizontal metal3 is of use for sea-of-gates structures (Fig. 5.6d). See also Plate 3(b).

Note that in addition to increasing the size of the transistors (Fig. 5.7a) a large inverter may be constructed from many smaller inverters connected in parallel. This is symbolically shown in Fig. 5.7(b). In large transistors, the source and drain regions should be "stitched" with the contacts and metal to reduce source-drain resistance. Placing transistors back to back (Fig. 5.7b)



**FIGURE 5.7** Various methods for creating large inverters by paralleling small inverters and changing transistor shape

yields a more optimum drain capacitance because of the smaller merged diffusion regions. This results from the fact that the drain area does not increase in size much but the gain of the transistors ( $\beta$ ) is doubled. A further reduction in drain capacitance is achieved by using the donut (“round transistor”) connection, shown in Fig. 5.7(c). Here the  $\beta$  of the transistors is almost quadrupled, while the drain area is substantially the same as for a single minimum-sized inverter. Plate 3(c) shows these layouts in color. In essence, these variations represent some “forms” for an inverter (and to an extent, other gates) that will be used in various situations in this text.

### 5.3.2 NAND and NOR Gates

Similar reasoning can be applied to converting the 2-input NAND schematic to a layout. Figure 5.8(a) shows a direct translation of a schematic. By orienting the transistors horizontally, the layout in Fig. 5.8(b) is possible. Note that in the case of the NAND gate, the latter layout is much cleaner (and smaller). This is in general true for multiple-input static gates, and we will adopt a style where transistors are oriented horizontally and polysilicon gate signals run vertically. Where departures are made from this style, the reasons for doing so will be given. Note, of course, that the gate could be rotated 90° to obtain vertical metal and horizontal polysilicon connections. The 2-input NOR gate symbolic layout is shown in Fig. 5.9(a). Note that there is a variation of the connection to the two transistors in parallel. The alternative layout is shown in Fig. 5.9(b). The latter connection, in common with the




FIGURE 5.8 Typical NAND-gate symbolic layouts





FIGURE 5.9 Typical NOR-gate symbolic layouts

paralleled inverters, has less drain area connected to the output. This results in a faster gate. The same variation may be applied to the NAND gate. This will be further discussed in Section 5.5. Complex gates are an extension of the gates so far treated.

### 5.3.3 Complex Logic Gates Layout

All complementary gates may be designed using a single row of n-transistors above or below a single row of p-transistors, aligned at common gate connections. Most “simple” gates may be designed using an unbroken row of transistors in which abutting source-drain connections are made. This is sometimes called the “line of diffusion” rule, referring to the fact that the transistors form a line of diffusion intersected by polysilicon gate connections.

If we adopt this layout style, it has been shown that there are techniques for automatically designing such gates.<sup>1</sup> Those automated techniques that are applicable to static complementary gates are reviewed here. The CMOS circuit is converted to a graph where (1) the vertices in the graph are the source/drain connections, and (2) the edges in the graph are transistors that connect particular source-drain vertices. Two graphs, one for the n-logic tree, and one for the p-logic tree, result. Figure 5.10 shows an example of the graph transformation. The connection of edges in the graphs mirror the series-parallel connection of the transistors in the circuits. Each edge is named with the gate signal name for that particular transistor. Thus, for instance, the p-graph has four vertices:  $Z$ ,  $I_1$ ,




**FIGURE 5.10** CMOS-logic-gate graph representation

$I_2$ , and  $V_{DD}$ . It has four edges, representing the four transistors in the p-logic structure. Transistor A (A connected to gate) is an edge from vertex Z to  $I_2$ . The other transistors are similarly arranged in Fig. 5.10(b). Note that the graphs are the dual of each other as the p- and n-trees are the dual of each other. The n-graph (dark lines and crosses) overlays the p-graph in Fig. 5.10(b) to illustrate this point. If two edges are adjacent in the p- or n-graph, then they may share a common source-drain connection and may be connected by abutment. Furthermore, if there exists a sequence of edges (containing all edges) in the p-graph and n-graph that have identical labeling, then the gate may be designed with no breaks. This path is known as an Euler path. The main points of the algorithm<sup>2</sup> are as follows:


1. Find all Euler paths that cover the graph.
2. Find a p- and an n-Euler path that have identical labeling (a labeling is an ordering of the gate labels on each vertex).
3. If the paths in step 2 are not found, then break the gate in the minimum number of places to achieve step 2 by separate Euler paths.

In the example shown in Fig. 5.10, the original graph with a possible Euler path is shown in Fig. 5.11(a). The sequence of gate signal labels in the Euler path is (A,B,C,D). Note that the graph for the n- and p-graph allow this labeling. To complete a layout the transistors are arranged in the order of the labeling n- and p-transistors in parallel rows, as shown in Fig. 5.11(b). Vertical polysilicon lines complete the gate connections. Metal routing wires complete the layout. This procedure may be followed when manually designing a gate.

A variation of the single line of n- and p-transistors occurs in logic gates where a signal is applied to the gates of multiple transistors. In this case,




(a)



(b)

**FIGURE 5.11** Euler paths in a CMOS gate and the corresponding layout (symbolic)



transistors may be stacked on the appropriate gate signal. This also occurs in cascaded gates that cannot be constructed from a single row of transistors. A good example of this is the complementary XNOR gate. The schematic for this gate is shown in Fig. 5.12(a). According to the style of layout that we have used to date, two possible layouts are shown in Fig. 5.12(b) and Fig. 5.12(c). The layout shown in Fig. 5.12(b) uses the single row of n- and p-transistors, with a break, and that in Fig. 5.12(c) uses a stacked layout. The selection of the styles would depend on the overall layout—whether a short, fat, or long thin cell were needed. Note that the gate segments that are maximally connected to the supply and ground rails should be placed adjacent to these signals.




**FIGURE 5.12** Complementary CMOS XNOR gate—alternative layout styles

An automatic approach to achieve this style of layout that uses a graph-theoretic approach has been proposed.<sup>3-7</sup> The approach is based on the use of interval graphs to optimally place transistors on vertical polysilicon lines in a gate matrix style (see Chapter 6). The layout style is similar to that used so far, with vertical polysilicon lines and horizontally arranged transistors. Power and ground run at the top and bottom of the cell. The approach is summarized in Fig. 5.13.


- Transistors are grouped in strips to allow maximum source/drain connection by abutment. To achieve better grouping, polysilicon columns are allowed to interchange to increase abutment.
- The resultant groups are then placed in rows with groups maximally connected to the  $V_{SS}$  and  $V_{DD}$  rails placed toward these signals. Row placement is then based on the density of other connections.
- Routing is achieved by vertical diffusion or manhattan (horizontal and vertical) metal routing. This normally would require a maze router (see Chapter 6).



(a) Route Power, Ground, Gate and Output Signals



(b) Order Gate and Outputs to optimize horizontal transistor connectivity




(c) Rearrange vertical strip ordering to optimize power routing internal gate connection and output connections

**FIGURE 5.13** Outline of automated approach to CMOS-gate layout

### 5.3.4 CMOS Standard Cell Design

When designing standard cells or polycells, geometric regularity is often required while maintaining some common electrical characteristics between cells in the library. A common physical limitation is to fix the physical height of the cell and vary the width according to the function. A typical standard cell is shown in Fig. 5.14. It is composed of a row of n-transistors of maximum



**FIGURE 5.14** Typical CMOS standard-cell mask layout

height  $W_n$  and a row of p-transistors of maximum height  $W_p$ , separated by a distance  $D_{np}$ , the design-rule separation between n- and p-active areas. Power ( $V_{DD}$ ) and ground ( $V_{SS}$ ) busses traverse the cell at the top and bottom. The internal area of the cell is used for routing the transistors of specific gates.

A design objective in which  $W_p$  and  $W_n$  are selected may take into account such parameters as power dissipation, propagation delay, noise immunity, and area. Kang provides a good summary of the approach in the selection of  $W_p$  and  $W_n$ .<sup>8</sup> The basic steps are as follows:

1. Identify a sample selection of gates (i.e., INVERTER, NAND, NOR) and compute an “average” delay time.
2. Calculate an objective function that relates worst-case propagation time to the ratio of  $W_p/W_n$ .
3. Calculate an objective function relating the noise immunity to  $W_p/W_n$ .
4. Select an appropriate ratio that balances the required objective functions.

(*Hint:* For normal CMOS gates in current processes  $W_p = W_n$  is widely used.)

Techniques may then be employed to automatically generate these gates in a process-independent manner from fairly straightforward intermediate forms.<sup>9</sup> Note that in the above gate structure, all transistors of similar type were assumed to be the same size. One may further optimize a parameter such as noise immunity by adjusting individual transistor sizes to that below the maximum width allowed.

Figure 5.15 shows a few representative examples of standard cell layouts. Figure 5.15(a) shows a style which compresses the series n-transistors to reduce internal capacitance. Figure 5.15(b) is a fairly standard gate while Fig. 5.15(c) straps the polysilicon with metal2. Figure 5.15(d) shows a standard cell in which the substrate connection is separated from the  $V_{SS}$  line. This style is sometimes used in mixed-signal (analog + digital) chips to reduce the amount of current injected into the substrate. This current can affect analog performance.

### 5.3.5 Gate Array Layout

Standard-cell chips require all mask levels to construct a chip. A gate-array chip uses a fixed “image” of under layers with a set of discretionary wiring layers providing the personalization of the array. Typically, the well, diffusion, and polysilicon layers are fixed, and contact, metal1, via, and metal2 are programmed. Figure 5.16(a) shows a typical “site” consisting of three transistor pairs. A programmed site is shown in Fig. 5.16(b). These may be arrayed in rows, as shown in Fig. 5.16(c). Routing tracks are placed in the spaces between rows of transistors. Design decisions involve the size of the transistors, the connectivity of the polysilicon, and the number of tracks allowed in a routing channel.





FIGURE 5.15 More standard-cell layout styles (symbolic)

### 5.3.6 Sea-of-Gates Layout

The general layout style used for the gate array may be generalized to build a type of circuit called *sea-of-gates* or a CMOS cell array.<sup>10</sup> In this array, continuous rows of n- and p-diffusion are run across the master chip. These in turn are arrayed regularly in the Y dimension without regard to routing channels. A logic gate is “isolated” from a neighboring logic gate by tying the gate terminal of the end transistors to  $V_{SS}$  (n) or  $V_{DD}$  (p). Routing channels are routed across rows of unused transistors as required. This results in a much more general-purpose array, the decision about the number of routing tracks per routing row having been finessed. The basic array architecture is shown in Fig. 5.17. A variety of gate personalizations are shown in Fig. 5.18. Figure 5.18(a) shows a 3-input NAND gate, and Fig. 5.18(b) shows two




**FIGURE 5.16** Gate array layout: (a) unprogrammed base array; (b) personalized cell; (c) routing strategy

inverters driving a 2-input NOR gate. Other gate-array and sea-of-gate styles are discussed in Chapter 6.

### 5.3.7 General CMOS Logic-Gate Layout Guidelines

From the considerations given to the layout of complementary gates, the following general layout guidelines may be stated:

1. Complete the electrical gate design, taking into account the factors mentioned in Section 5.2.
2. Run  $V_{DD}$  and  $V_{SS}$  in metal at the top and bottom of the cell.



**FIGURE 5.17** Array architecture of sea-of-gates layout style


3. Run a vertical polysilicon line for each gate input.
4. Order the polysilicon gate signals to allow the maximal connection between transistors via abutting source-drain connections. These form gate segments.
5. Place n-gate segments close to  $V_{SS}$  and p-gate segments close to  $V_{DD}$ , as dictated by connectivity requirements:
6. Connections to complete the logic gate should be made in polysilicon, metal, or, where appropriate, in diffusion. (As in the case of connections to the supply rails or outputs.) Keep capacitance on internal nodes to a minimum.

Note that the style of layout involves optimizing the interconnection at the transistor level rather than the gate level. As a rule, smaller and perhaps faster layouts result by taking logic blocks with 10- to 100-transistor complexities and following the rules above, rather than designing individual gates and trying to piece them together.


This improvement in density is due to a number of factors, which include the following:

1. Better use of routing layers—routes can occur over cells.
2. More “merged” source-drain connections.
3. More usage of “white” space (blank areas with no devices or connections) in sparse gates.
4. Use of optimum device sizes—the use of smaller devices leads to smaller layouts.

Improvements gained by optimizing at this level over a standard-cell approach can be up to 100% to 300% or more in area. Furthermore, cells can



(a)



(b)


**FIGURE 5.18** Various personalized sea-of-gates layouts: (a) 3-input NAND gate; (b) two inverters driving a 2-input NOR gate

be designed in such a way to provide “transparent routing” for cell-to-cell communication. This greatly reduces the global wiring problem. The problem with such approaches is that, unless automated, they can be quite labor intensive. These days it is probably only worth investing manual effort in highly repetitive and reused structures such as data paths and widely used

standard cells. Implementing control logic manually in this manner is clearly a mistake because this type of logic often changes and the manual effort has to be continually spent to keep up with the changes. With metal3 standard cell layouts, where it is easy to have over-the-cell routing, very dense layouts may be automatically constructed.

### 5.3.8 Layout Optimization for Performance

In this section a potpourri of optimization techniques will be presented. One technique that has been demonstrated to increase the speed of gates consisting of



**FIGURE 5.19** Grading-series transistors in an AND gate to reduce delay


series combinations of transistors for older technologies, is to vary the size of the transistor according to the position in the series structure.<sup>11</sup> This is shown in Fig. 5.19 for a 4-input AND gate. The transistor closest to the output is the smallest, with transistors increasing in size the nearer they are to  $V_{SS}$ . The decreased switching times are attributed to the dominance of the capacitance term in the  $RC$  time constant of the gate. In older technologies, increases in performance of 15% to 30% have been demonstrated. More recent experience tends to suggest that in submicron technologies, where the source/drain capacitances are less, this improvement is limited to 2% to 4% and thus is hardly worthwhile.<sup>12</sup>

Another effect that leads to less than ideal gates occurs in the case of parallel connected transistors. This effect was encountered in the construction of parallel inverters and was also demonstrated in the 2-input NOR gate constructed previously. In the NOR schematic, the output is connected to one p-transistor drain and two n-transistor drains. However, in one of the NOR layouts (Fig. 5.9b), the drain connection between the two n-transistors is merged. This effectively means that only two drain connections are connected to the output, thus reducing the capacitance at the output. The parallel connection of two sources to the ground rail adds capacitance to the ground rail but does not affect the output switching speed. Another example is seen in the gate that implements the function  $F = (A + B + C) \cdot D$  (Fig. 5.20a). The n-transistor connection for this gate is shown in Fig. 5.20(b). The ground connection may be made at point 1 or 2. Point 1 would be preferred, because this connects three of the source regions to ground ( $V_{SS}$ ). Actually, by merging the source-drain connections, only two  $V_{SS}$  connections are made. In general, as a result of this effect and the body effect, we try to assemble the most capacitive nodes closest to the supply and ground rails. Symbolic layouts for the function in Fig. 5.20(a) are shown in Fig. 5.20(c) and Fig. 5.20(d), illustrating two approaches to implementing the gate. The gate in Fig. 5.20(c) has one “unit” output p-drain capacitance, one output n-drain capacitance, and four “internal” drain capacitances (two n and two p). Figure 5.20(d) has four output drain capacitances and four internal drain capacitances. Thus the layout in Fig. 5.20(c) improves diffusion capacitance by at least one n and one p. Where this capacitance dominates, the optimized layout would result in a faster circuit.

Note that these strategies may coincide. For instance, in the complex gate shown in Fig. 5.20, the signal  $A$  may be delayed with respect to signals  $B$ ,  $C$ , and  $D$ . This also indicates that connection-point 1 should be grounded. If there is some doubt regarding the organization of a gate (i.e., signal  $B$  arrived first), a simulation should be done on the gate with appropriately timed inputs.

### 5.3.9 Transmission-Gate Layout Considerations

In the case of complementary gates, there is one point of contact between the n-transistors and the p-transistors. As we have seen, this can be completed



**FIGURE 5.20** Optimization of CMOS gate layout involving multiple source-drain connections

with a metal strap or a combination of metal and polysilicon straps where metal routing transparency is required. When considering a transmission gate, the source and drain terminals of the p- and n-transistors are paralleled. According to the layout strategy presented, the layouts shown in Fig. 5.21 would be suitable. Note that in Fig. 5.21(a), no metal lines can pass from left to right. The layout shown in Fig. 5.21(b) is longer but has horizontal metal transparency. The decision on which layout is more suitable would depend on the circuit being designed. For instance, in a shift-register-delay line, Fig. 5.21(a) might be preferred due to its small size. In a data path, where bus lines may have to pass horizontally, Fig. 5.21(b) would be preferred. Figure 5.21(c) shows a metal2 version.




FIGURE 5.21 Transmission-gate layouts

The transmission gate has to be supplied with a switching signal and its complement. These signals may be generated at some distance and may have to be routed to the transmission gate (i.e., in an array of registers controlled by a common signal). In these cases, it is necessary to consider the routing of the gate signals to the transmission gates. Three possibilities are shown in Fig. 5.22. In Fig. 5.22(a) the control inputs are run horizontally in metal, outside the transistors. Note that in this case, polysilicon can be passed horizontally between the n- and p-transistors. In Fig. 5.22(b) the control signals are routed vertically in polysilicon. In this case, the transistors are offset to allow the passage of the vertical control lines. Figure 5.22(c) shows another layout using metal2, in which the poly is run vertically but is strapped by metal1.





FIGURE 5.22 Routing to transmission gates

### 5.3.10 2-input Multiplexer

Apart from use in multiplexers, the 2-input multiplexer in Fig. 5.23(a) is used frequently in latches and registers. Possible layouts are shown in Figs. 5.23(b) and 5.23(c). Note that in Fig. 5.23(c) the control lines are crossed in the middle of the latter cell. An alternative layout is shown in Fig. 5.23(d). If the mux was to be a stacked structure, the number of contacts in each control line should be equalized, as shown in Fig. 5.23(e). This equalizes any delay that might arise due to contact resistance. Figure 5.23(f) does not cross the control lines. An alternative to the manhattan layouts shown is illustrated in the partial mask level design shown in Fig. 5.23(g) which uses 45° wires. Because this is a common structure, manhattan-based symbolic systems can treat the signal switch as a special crossover symbol.



**FIGURE 5.23** Two-input multiplexer: (a) circuit; (b) metal strapped select lines; (c) poly select lines (with metal crossover); (d) poly select lines (no crossover); (e) stacked mux (poly); (f) stacked mux (metal); (g) 45° crossover mux

## 5.4 CMOS Logic Structures

In some situations, the area taken by a fully complementary static CMOS gate may be greater than that required, the speed may be too slow, or the function may just not be feasible as a purely complementary structure (such as in the case of a large PLA). In these cases, it is desirable to implement smaller and faster gates at a cost of increased design and operational complexity and, possibly, decreased operational margin. There are a number of alternate CMOS logic structures that can be used. These structures will be summarized in this section.

### 5.4.1 CMOS Complementary Logic

For review, the complementary CMOS inverter, NAND, and NOR gates are shown in Fig. 5.24. All complementary gates may be designed as ratioless circuits (that is, there does not have to be a fixed ratio in size between pull-





FIGURE 5.24 CMOS complementary gates (review)

up and pull-down structures). This feature is used in certain layout design strategies such as gate arrays and sea-of-gates. If all transistors are the same size the circuit will function correctly (compared to some other MOS logic families where this is not the case). A complex gate that will form the basis for comparison between logic families is shown. It implements the function  $Z = A.(B + C) + (D.E)$

Apart from varying the ratio of the transistors in a complementary CMOS gate to vary input threshold or speed, the supply voltage can be increased or decreased to achieve higher noise immunity, decrease the power dissipated in the circuit, or meet a system-supply voltage constraint. The supply voltage can generally be increased within some safety margin (1.5–2.0 volts) of where the source-drain diodes break down (for instance, in most 5-volt CMOS processes the break-down voltage is around 7 volts). High-voltage CMOS processes might allow 15- to 30-volt supply voltages while newer high-density processes might only allow 2.5 to 3.5 volts. In applications such as watches, 1.0 to 1.5 volts only may be available. A conventional 5-volt-process CMOS gate will operate with very low supply voltages by virtue of subthreshold conduction, albeit very slowly. Usually at some point the leakage current from the source-drain junctions will cause the gate to cease operating. In power-down situations where very low quiescent power dissipation is required, this capability is worth keeping in mind. The use of on-chip voltage regulators is desirable where the required on-chip voltage is different from the available system voltage. For instance, this occurs where 5 volts is used at the board level, but 3 volts is required by the on-chip circuitry. Figure 5.25 shows a typical on-chip voltage regulator.<sup>13</sup> Transistors  $P_6$ – $P_{10}$  form a voltage reference, while transistors  $P_1$ – $P_4$  and  $N_1$ – $N_2$  form a differential amplifier. The internal chip  $V_{DD}$  voltage and the reference voltage are compared by the differential pair (used as a current mirror), and the resulting control voltage is fed to transistor ( $P_5$ ) that is connected between



**FIGURE 5.25** A voltage regulator for reducing the on-chip  $V_{DD}$  supply

the internal supply and the external supply. In this particular example, the *clk* signal was generated ahead of where the chip required a large amount of current so that the internal supply did not droop.


As we have seen, the CMOS complementary gate has two function-determining blocks—an n-block and a p-block. There are normally  $2n$  transistors in an n-input gate. Variations from the complementary CMOS gate include the following techniques:

- reducing the noise margin of the gate  
and/or
- reducing the function-determining transistors to one polarity.

### 5.4.2 BiCMOS Logic

The output drive capability of a CMOS gate can be enhanced if bipolar transistors are available as circuit elements, as is the case in a BiCMOS process. A BiCMOS NAND gate is shown in Fig. 5.26(a). Transistors  $N_1$  and  $N_2$  supply the pull-down npn-transistor with base current when the input is high.  $N_3$  clamps the pull-down when the output is high. In common with the related BiCMOS inverter,  $P_1$  or  $P_2$  supply base current to the pull-up npn-transistor. Another type of BiCMOS gate is shown in Fig. 5.26(b). In this gate the nMOS transistors of the NAND are replicated in the pull-down path of the output in an effort to get a good  $V_{OL}$  level. Clearly the series transistors should be limited if the pull-down speed is to match the pull-up speed. Another approach to building BiCMOS gates is to simply use CMOS gates for logic and then use any of the driver structures demonstrated in Chapter 2 as output stages.

Two schools of thought currently apply to the use of BiCMOS for digital-only chips. The first embraces the technology as a speed-enhancing option, especially for highly automated design techniques such as gate arrays. The second line of reasoning favors finer-line CMOS processes with




**FIGURE 5.26** BiCMOS NAND gates: (a) NPN pull-down; (b) nMOS pull-down

their lower production costs and economies of scale. There is definitely a trade-off to be made, and time will determine which course designers, managers and their customers take.

The most useful place for BiCMOS drivers is as bus drivers, I/O drivers, and in other applications where a high drive capability is required.<sup>14–26</sup> Other uses are in memory-sense amplifiers. In mixed-signal chips, bipolar transistors are of extreme utility in designing simple, high performance op-amps and other linear circuits.


### 5.4.3 Pseudo-nMOS Logic

A pseudo-nMOS gate is shown in Fig. 5.27(a). It is the extension of the inverter dealt with in Chapter 2. Here the load device is a single p-transistor, with the gate connected to  $V_{GS}$ . Alternatively, the p-load may be connected as a constant-current source to provide better process tracking and optimized pull-down sizes. The gain ratio of the n-driver transistors to p-transistor load,  $\beta_{driver}/\beta_{load}$ , has to be selected to yield sufficient gain to generate consistent high and low logic levels. The design of this style of gate thus involves ratioed transistor sizes to ensure correct operation. That is, the effective  $\beta_n/\beta_p$  ratio has to be consistent with the values predicted in Section 2.4 for all combinations of input values. The main problem with the gate is the static power dissipation that occurs whenever the pull-down chain is turned on. As the p-load is always turned on, when the n pull-down is on, current flows in the gate structure. There are  $n + 1$  transistors in an  $n$ -input pseudo-nMOS gate. In a complementary gate, the capacitive load on each input is at least two unit-gate loads (the gate input capacitance of a unit-sized transistor). In this type of gate, the minimum load can be one unit-gate load as a result of using only one transistor for each term of the input function. However, if minimum-sized driver transistors are used, the gain of the pull-up has to be decreased to provide adequate noise margins. This, in turn, slows the rise time of the gate. A gate so implemented should have a density advantage over a fully complementary gate. Figure 5.27(b) shows a circuit that may be used to ensure the  $V_{OL}$  noise margin of the pseudo-nMOS inverter. Transistors  $P_1$ – $P_2$  and  $N_1$ – $N_3$  form a bias generator that tracks process and  $V_{DD}$  changes. The drain of transistor  $N_2$  is maintained at  $V_m$  above ground. This is stabilized by the pass transistor  $N_3$  and the feedback inverter  $N_1$ – $P_2$ . This inverter is ratioed so that the  $V_{IL}$  is around  $V_m$  (by making  $N_1$  large). The combination of  $N_2$  and  $N_3$  causes a current to flow in the current mirror,  $P_1$ . By ratioing the transistor sizes used in pseudo-nMOS gates, the  $V_{OL}$  level may be set. For instance, if  $2W_{N_2} = W_{N_4} = W_{N_5}$  and  $W_{P_2} = 0.5W_{P_1}$ , then the  $V_{OL}$  will be approximately  $0.5V_m$ . Figure 5.27(c) shows some typical SPICE waveforms for a pseudo-nMOS inverter using the biasing scheme. The  $V_{bias}$  line should be liberally bypassed (with on-chip capacitance—i.e., transistor gates) if it travels large distances so that it does not bounce with clock changes.




**FIGURE 5.27** Pseudo-nMOS logic: (a) circuit; (b) bias circuit; (c) SPICE waveforms

An alternate way to represent the pseudo-nMOS gate is shown in Fig. 5.28. This is called CMOS Multidrain Logic by the inventors.<sup>27</sup> It represents, in layout and logic style, bipolar integrated injection logic or merged transistor logic.<sup>28</sup> The gates formed are electrically identical to the gate shown in Fig. 5.27, but the gates are combined in an open-drain manner,



**FIGURE 5.28** CMOS multi-drain logic: (a) basic gate; (b) symbolic layout; (c) typical use



**FIGURE 5.29** Ganged CMOS logic

which may have some benefits in automated layout systems. Figure 5.28(a) shows the basic gate and a representative layout. Figure 5.28(b) shows a variety of circuit connections and logic functions.

Another manifestation of the pseudo-nMOS gate is shown in Fig. 5.29. This is called a symmetric CMOS NOR gate<sup>29</sup> or, more generally, ganged CMOS.<sup>30</sup> As with the normal pseudo-nMOS gate, the ratios of the p- to n-transistors have to be selected to ensure correct operation. For instance if  $\beta_{driver}/\beta_{load}$  has to be greater than ratio  $R$  to ensure correct operation for an n-input pseudo-nMOS gate, then  $\beta_{driver}/\beta_{load}$  has to be greater than  $R/n-1$  for a symmetric n-input NOR gate ( $n \geq 2$ ). The gate structure is best used for gates with fan-in less than 4 and in these applications has been shown to be about 1.4–1.6 times as fast as the pseudo-nMOS NOR gate. One surprising attribute of the NOR gate shown in Fig. 5.29 is the ability for it to operate as a NAND gate by suitably ratioing the p-transistors to be able to overcome

the n-transistors. While this usually leads to slower NAND gates than regular CMOS implementations, it does lead to some interesting topologies. Moreover ganged CMOS implementations have been demonstrated with internal quaternary (four-valued) nodes.<sup>31</sup>

### 5.4.4 Dynamic CMOS Logic

A basic dynamic CMOS gate is shown in Fig. 5.30. It consists of an n-transistor logic structure whose output node is precharged to  $V_{DD}$  by a p-transistor and conditionally discharged by an n-transistor connected to  $V_{SS}$ . (Alternatively, an n-transistor precharged to  $V_{SS}$  and a p-transistor discharge to  $V_{DD}$  and a p logic-block may be used.)  $clk$  is a single-phase clock. The precharge phase occurs when  $clk = 0$ . The path to the  $V_{SS}$  supply is closed via the n-transistor “ground switch” during  $clk = 1$  (evaluate phase). The input capacitance of this gate is the same as the pseudo-nMOS gate. The pull-up time is improved by virtue of the active switch, but the pull-down time is





FIGURE 5.30 Basic CMOS dynamic gate




**FIGURE 5.31** Erroneous evaluation in cascaded dynamic CMOS gates

increased due to the ground switch. Note that the ground switch may be omitted if the inputs are guaranteed to be zero during precharge.

A number of problems are manifest in this structure. Firstly, the inputs can only change during the precharge phase and must be stable during the evaluate portion of the cycle. If this condition is not met, charge redistribution effects can corrupt the output node voltage. Simple single-phase dynamic CMOS gates can not be cascaded. For instance, consider the circuit in Fig. 5.31. When the gates are precharged, the output nodes are charged to  $V_{DD}$ . During the evaluate phase, the output of the first gate will conditionally discharge. However, some delay will be incurred due to the finite pull-down time. Thus the precharged node ( $N_1$ ) can discharge the output node of the following gate ( $N_2$ ) before the first gate is correctly evaluated. Modifications to these basic dynamic gates to correct this problem are demonstrated in Section 5.4.7, 5.4.8, and 5.5.11.


### 5.4.5 Clocked CMOS Logic ( $C^2$ MOS)

A clocked CMOS gate is shown in Fig. 5.32. This form of gate was originally used to build low-power-dissipation CMOS logic.<sup>32</sup> The reasons for



**FIGURE 5.32** A clocked CMOS gate (C<sup>2</sup>MOS)

the reduced dynamic power dissipation stem mainly from metal gate CMOS layout considerations and are not particularly relevant in today's technologies. The main use of such logic structures at this time is to form clocked structures that incorporate latches or that interface with other dynamic forms of logic (see Section 5.4.8). The gates have the same input capacitance as regular complementary gates but larger rise and fall times due to the series clocking transistors. The series clock transistors can either be at the output of the gate or at the power supply ends. Clocked CMOS circuitry is one recommended remedy for "hot electron" effects, because it places an additional n-transistor in series with the logic transistors.<sup>33</sup> In this application, because the clock normally is the last changing input, the clock transistor has to be placed at the bottom of the n-logic tree. This is at odds with placement at the center, which yields a faster gate.



**FIGURE 5.33** Model for pass transistor logic

### 5.4.6 Pass-Transistor Logic

One form of logic that is popular in nMOS-rich circuits is pass-transistor logic, the simplest example probably being a 2-input multiplexer. Formal methods for deriving pass-transistor logic have been presented for nMOS.<sup>34</sup> They are based on the model shown in Fig. 5.33, where a set of *control* signals are applied to the gates of n-transistors. Another set of *pass* signals are applied to the sources of the n-transistors. In the notation given by Radhakrishnan et al.,<sup>35</sup> product terms  $P_i$  consist of a number of n-transistors in series controlled by control variables and fed with a pass variable. Thus  $F = P_1(V_1) + P_2(V_2) + \dots + P_n(V_n)$ , where  $V_i$  are the pass variables. When  $P_i$  is true,  $V_i$  is passed to the output. Pass variables can take the values  $\{0, 1, X_i, -X_i, Z\}$ , where  $X_i$  and  $-X_i$  are the true and complement of the  $i$ th input variable and  $Z$  is the high-impedance state. Design of pass-transistor networks using a Karnaugh map involves constructing the cells in the Karnaugh map in the normal manner. For instance, in the case of a 2-input XNOR gate, the truth table is shown in Table 5.6.

The pass-network Karnaugh map is augmented with the possible pass variables that can be passed to the output to yield the function. This is shown in Table 5.7.

Now instead of grouping '1's, as one would with a normal-logic gate, any variable may be cast as a pass variable or control variable and grouped together. For instance, in the above Karnaugh map, by grouping the  $-B$  columns when  $A$  is 0, and the  $B$  columns when  $A$  is 1, the function could be implemented, using  $A$  as a control variable and  $B$  as a pass variable, as

$$F = -A(-B) + A(B).$$

This may be implemented using complementary switches or n-transistors as shown in Figs. 5.34(a) and 5.34(b). In this circuit when the control variable  $A$  is true, the pass variable  $B$  is passed to the output. When  $A$  is false,  $-B$  is passed to the output. The circuit in Fig. 5.34(c) may also be used for an XNOR/XOR function. It is left as an exercise to cast this in terms of control and pass variables.

**TABLE 5.6 XNOR Truth Table**

A	B	$\overline{A \oplus B}$	PASS FUNCTION
0	0	1	$-A + -B$
0	1	0	$A + -B$
1	0	0	$-A + B$
1	1	1	$A + B$


**TABLE 5.7 Modified Karnaugh Map**

		A	
		0	1
B	0	-A	-A
	1	A	A
		-B	B
		-B	B


Each cell in the Karnaugh map must be covered by the resulting expression. Note that groupings that pass both true and false input variables to the output are not allowed to prevent undefined states. In addition, if a complementary implementation is required, the p-pass function that is the dual of the n-structure must also be constructed. In a complementary version, pass variables of value 0 require only an n-transistor network, while pass variables of 1 only require a p-transistor network.

A popular use of pass-transistor logic is in the construction of a Boolean function unit, shown in Fig. 5.35.<sup>36,37</sup> This implements all Boolean combinations of inputs  $A$  and  $B$ , depending on the function inputs  $P_4$ - $P_1$  as summarized in Table 5.8. For instance Table 5.9 illustrates some of the functions that may be implemented.

The nMOS-only structure is shown in Fig. 5.35(a). In CMOS, this structure can be replicated, as shown in Fig. 5.35(b), by using a full-transmission gate for each original n-transistor. A more realizable layout is possible by using the circuit shown in Fig. 5.35(c). This alleviates many direct n- to p-transistor connections. A dynamic version is shown in Fig. 5.35(d). In terms of speed, the nMOS version has the fastest fall time and the comple-



**FIGURE 5.34** Two-input XNOR gate implemented in pass-transistor logic: (a) complementary; (b) single-polarity; (c) cross-coupled



**FIGURE 5.35** Boolean Function Unit: (a) an nMOS structure; (b) a full-transmission-gate implementation; (c) a complementary version with improved layout; (d) a dynamic (or static) version (static with feedback p-transistor connected)

**TABLE 5.8** Boolean function unit

		B	
		0	1
A	0	$P_4$	$P_3$
	1	$P_2$	$P_1$

**TABLE 5.9 Some Functions Implemented by the Boolean Function Unit**

OPERATION	P1	P2	P3	P4
NOR (A,B)	0	0	0	1
XOR (A,B)	0	1	1	0
NAND (A,B)	0	1	1	1
AND (A,B)	1	0	0	0
OR (A,B)	1	1	1	0


mentary version has the fastest rise time. Using larger p-transistors decreases the rise time but increases the fall time. The dynamic version is roughly the same speed as the nMOS version but requires a precharge period that may extend clock-cycle times. An alternative to the dynamic approach is to include a buffer that is fed back to a p-transistor pull-up. This then yields a static gate with zero DC power dissipation. The p-transistor pull-up and n-transistor pull-downs must be ratioed to allow the output buffer to switch (over all process corners). In this case and in the precharge case, the terms in the logic expression do not need to guarantee a '1' at the output of the gate because the p pull-up ensures this condition if no n pull-downs are turned on.

The apparent advantages of pass-transistor networks in CMOS should be studied carefully and judiciously utilized. A few points detract from the use of pass networks. To achieve good logic levels, complementary pass-networks are desirable but incur extra pull-down delays. In comparison with regular gates, the merging of source and drain regions is difficult, leading to higher internal node capacitances. Finally, true and complement control variables are required. The best use that can be made of such networks is when an efficient pass-gate structure can be found for a particular function. The Boolean function unit is a good example of this kind of a structure. Transmission gates can have a significant speed advantage when a few stages are cascaded in a circuit block. The delay characteristics are somewhat like the  $RC$  delay lines treated in Chapter 4, where there is a square-law relationship between the number of stages and the delay. The number of transistors may be reduced if the output nodes can be precharged, or if the static implementation, as illustrated in the function block implementation shown in Fig. 5.35(d), can be used. Note that the complementary versions might be of use with preplaced transistor sites such as those found in gate arrays. The effectiveness of any pass-transistor network must be assessed for any given situation by simulation and layout. Note that the pass networks derived here may be used with the CVSL logic covered in Section 5.4.9. Pass networks, due to their lower stray capacitance, have a good future in low-power, high-performance systems.

### 5.4.7 CMOS Domino Logic

A modification of the clocked CMOS logic allows a single clock to precharge and evaluate a cascaded set of dynamic logic blocks. This involves incorporating a static CMOS inverter into each logic gate, as shown in Fig. 5.36(a).<sup>38</sup> During precharge ( $clk = 0$ ), the output node of the dynamic gate is precharged high and the output of the buffer is low. As subsequent logic stages are fed from this buffer, transistors in subsequent logic blocks will be turned off during the precharge phase. When the gate is evaluated, the output will conditionally discharge, allowing the output of the buffer to conditionally go high. Thus each gate in sequence can make at most one transition (1 to 0). Hence, the buffer can only make a transition from 0 to 1. In a cascaded set of logic blocks, each state evaluates and causes the next stage to evaluate—in the same way a line of dominos fall. Any number of logic stages may be cascaded, provided that the sequence can evaluate within the evaluate clock phase. A single clock can be used to precharge and evaluate all logic gates within a block.

Some limitations are evident with the structure. First, each gate must be buffered (maybe this is an advantage!). Second, only noninverting structures are



**FIGURE 5.36** CMOS domino logic: (a) basic gate; (b) static version; (c) latched version

possible. Finally, in common with all-dynamic-CMOS, charge redistribution can be a problem. Depending on the situation, the effect of these problems can be minimized. For example, in complex logic circuits, such as arithmetic logic units, the necessary XOR gates may be implemented conventionally (as complementary gates) and driven by the last domino circuit. The buffer is often needed from circuit-loading considerations, and would be needed in any case.


The domino gate may be made static by including a weak p-transistor, as shown in Fig. 5.36(b). A weak p-transistor is one that has low gain (small  $W/L$  ratio). It has to have a gain such that it does not fight the pull-down transistors, yet can balance the effects of leakage. This will allow low frequency or static operation when the clock is held high. In this case, the pull-up time could be an order of magnitude slower than the pull-down speed. In addition, the current drawn by the gate during evaluation should be small enough that the static power dissipation of a circuit would not be impacted. Note that the precharge transistor may be eliminated if the time between evaluation phases is long enough to allow the weak pull-up to charge the output node (i.e., a switched pseudo-nMOS gate). The inclusion of the weak p pull-up does little to aid high-frequency operation because the transistor does not have enough time to operate. In addition, the additional capacitance can slow the gate. Note that the gate may also be made latching by including a weak p feedback transistor, as shown in Fig. 5.36(c). Figure 5.37 shows what can happen if intermediate nodes are precharged inappropriately. In Fig. 5.37(a), the clocked n-transistor has been placed closest to the output. Thus if capacitances  $C_2$ – $C_7$  are charged low, input  $A_0$  is low and inputs  $A_{5-1}$  are high, upon asserting the clock, the charge stored in  $C_1$  is dumped into  $C_2$ – $C_7$ . Depending on the ratio of the capacitances, this level could erroneously go low, thus triggering the output inverter. If  $n_1$  is charged to  $V_{DD}$ , then the voltage after evaluation is given by

$$V_{n_1} = \frac{C_1}{\sum_{i=2}^7 C_i + C_1} V_{DD}.$$

If  $C_1 = 3 \times C_2$  and  $C_2 = C_3 = C_4 = C_5 = C_6 = C_7$  then

$$\begin{aligned} V_{n_1} &= \frac{3C_2}{7C_2 + 2C_2} V_{DD} \\ &= .3V_{DD} \\ &= 1.5V, \end{aligned}$$

which is below the threshold of the buffering inverter.




**FIGURE 5.37** Hazards in domino logic: (a) poorly designed precharge circuit; (b) use of additional precharge transistors

The solution here is to place the clocked n-transistor at the bottom of the AND tree. Another example is shown in Fig. 5.37(b), where intermediate nodes in a complex domino gate have been provided with their own precharge transistor.

### 5.4.8 NP Domino Logic (Zipper CMOS)

A further refinement of the domino CMOS is shown in Fig. 5.38(a). Basically, the domino buffer is removed, while cascaded logic blocks are alternately composed of p- and n-transistors.<sup>39,40,41</sup> In the circuit in Fig. 5.38(a), when  $clk = 0$ , the first stage (with n-transistor logic) is precharged high. The



**FIGURE 5.38** NP domino logic: (a) basic gate; (b) domino connections of an NP domino gate

second stage is precharged low and the third stage is precharged high. As the second logic stage is composed of p-transistors, these will all be turned off during precharge. Also, as the second stage is precharged low, the n-transistors in the third logic state will be off. Domino connections are possible, as shown in Fig. 5.38(b).


Common advantages of the dynamic logic styles are as follows:

- Smaller area than fully static gates.
- Smaller parasitic capacitances, hence higher speed.
- Glitch free operation if designed carefully.

The last point is the catch. If you want to use dynamic circuits, you must be prepared to invest the extra design effort to ensure correct operation under all circuit conditions (process corners, timing sequences, noise sensitivity).

### 5.4.9 Cascade Voltage Switch Logic (CVSL)


The basic form of this style of CMOS logic is depicted in Fig. 5.39(a).<sup>42</sup> It is a differential style of logic requiring both true and complement signals to be routed to gates. Two complementary nMOS switch structures are constructed and then connected to a pair of cross-coupled p pull-up transistors.




**FIGURE 5.39** Cascade voltage switch logic: (a) the basic gate; (b) a particular function; (c) clocked version; (d) a four-way XOR gate implemented in CVSL

When the inputs switch, nodes  $Q$  and  $-Q$  are pulled either high or low. Positive feedback applied to the p pull-ups causes the gate to switch. The logic trees may be further minimized from the full differential form using logic minimization algorithms. This version, which might be termed a “static” CVSL gate, is slower than a conventional complementary gate employing a p-tree and n-tree. This is because during the switching action, the p pull-ups have to “fight” the n pull-down trees. Figure 5.39(b) shows the implementation of the example gate. In isolation, this is not a very efficient implementation of this gate; however, in certain cases, such as multiple input XOR gates, the implementation is quite reasonable.

Further refinement leads to a clocked version of the CVSL gate (Fig. 5.39c). This is really just two “domino” gates operating on true and complement inputs with a minimized logic tree. The advantage of this style of logic over domino logic is the ability to generate any logic expression, making it a complete logic family (as noted in Section 5.4.7, domino logic can only generate noninverted forms of logic). This is achieved at the expense of the extra routing, active area, and complexity associated with dealing with double-rail logic. However, the ability to generate any logic function is of advantage where automated logic synthesis is required. A four-way XOR gate is shown in Fig. 5.39(d).<sup>42</sup> The performance of the dynamic CVSL gate may be improved with the addition of a latching sense amplifier as shown in Fig. 5.40.<sup>43</sup> This variation is called Sample-Set Differential Logic (SSDL). It works slightly differently from dynamic CVSL. When  $clk = 0$ ,  $P_1$ ,  $P_2$ , and  $N_1$  are turned on. One output will be at  $V_{DD}$  and the other will be slightly below  $V_{DD}$  because a path exists to  $V_{SS}$  through one of the n trees. When  $clk = 1$ , the latching sense amplifier forces the lower output



**FIGURE 5.40** A latching sense amplifier for use with dynamic CVSL (SSDL logic)



**FIGURE 5.41** Differential split-level CVSL: (a) basic circuit; (b) method of cascading stages (d and  $-d$  connect to logic blocks)


quickly to  $V_{SS}$ . Thus the pull-down time is now determined by a single pull-down rather than the series connection pull-downs as in conventional CVSL.

Another form of CVSL logic is shown in Fig. 5.41.<sup>44</sup> Here the p-load is replaced with cross-coupled current-controlled cascoded n- and p-transistors. The complementary n pull-down trees are retained in common with CVSL. This form is called a *differential split-level gate*. A reference voltage,  $V_{ref}$  is set to an n threshold above  $V_{DD}/2$ . This sets the voltage at the n pull-downs to roughly  $V_{DD}/2$ . The complementary nodes at the p pull-ups are full  $V_{DD}$  level signals. The gate gains speed by having the n pull-downs only pull-down  $V_{DD}/2$  volts. In addition, as the p pull-ups are isolated by the cascode n-transistors, they can be made larger, thus increasing the pull-up speed from the conventional CVSL gate. Finally, by repartitioning the gate and using open-drain outputs, the reduced voltage swing nodes can be passed between gates, thus improving speed. The logic style was originally invented to allow the use of n pull-downs with smaller gate dimensions than the cascode n-transistor and p pull-ups. As the pull-downs operate at a lower  $V_{ds}$  potential “hot electron” reliability problems are minimized.


Design techniques for the differential pull-down structures utilize modified Karnaugh map and Quine-McCluskey tabular methods.<sup>45</sup>

#### 5.4.10 SFPL Logic

A Source Follower Pull-up Logic (SFPL) gate is shown in Fig. 5.42(a).<sup>46</sup> It is similar to a pseudo-nMOS gate except that the pull-up is controlled by the



(a)



(b)

**FIGURE 5.42** SFPL logic gate: (a) circuit; (b) symbolic layout

inputs. In turn this can lead to the use of smaller  $n$  pull-downs. The gate of the  $p$  load is driven by a parallel source follower, consisting of drive transistors  $N_1$ – $N_4$  and load transistor  $N_{load}$ . The combination of any driver turning on and the load are ratioed to provide about 2–3 volts at the input of the inverter formed by  $P_1$  and  $N_5$ . This voltage tends to turn  $P_1$  off, which allows smaller  $n$  pull-downs to be used. This reduces the self-loading of the output and improves the speed of the gate. The gate style shows a marked advantage in high fan-in gates, albeit at some DC power cost. Figure 5.42(b) shows a typical symbolic layout of the gate in Fig. 5.42(a), which demonstrates a compact layout.

### 5.4.11 Summary

A large number of additional options have been presented in this section. Where should one use what gate?

Complementary logic is the best option in the majority of CMOS circuits. It is noise-immune, dissipates no DC power, and is fast, and its creation may be highly automated. Large fan-in gates can lead to excessive levels of logic.

BiCMOS gates should be used in mixed-signal situations or perhaps in high-speed applications over finer-line CMOS if the economics justify the use.

Pseudo-nMOS logic is of most utility in large fan-in NOR gates. Examples include ROMs, PLAs, and carry look-ahead circuits in adders (see Chapter 8). If necessary, the DC power may be reduced to zero for power-down or test situations by controlling the gate of the p-load.

Clocked CMOS logic is of possible benefit in “hot electron”-susceptible processes and conditions.

By using transmission gate logic, significant speed advantage may be accrued if structures are limited to a few series-transmission gates. The style is of use for complex Boolean functions where the size and/or power has to be minimized. There is not much commercial CAD support for the synthesis of transmission gate designs. One should compare density, speed, power, and ease of design of any circuit designed with that of the corresponding complementary CMOS circuit to justify use. (In other words, do your own analysis for your design problem. Don't rely on generalized examples.) Sometimes low-threshold n-transistors are provided in processes specifically for transmission-gate use.

CMOS domino logic should be used for low-power or high-speed applications. Be careful of charge redistribution effects. If you do not wish to exhaustively simulate the gates at the circuit level with back-annotated capacitances from the layout (including the effects of power and ground bounce) then do not use them. Remember that often the precharge time will rob the speed advantage over static designs in poorly designed clocking schemes. Many novices (and pros too!) have been caught by not understanding all of the problems that can arise when this logic is used.

CVSL logic is potentially of use in fast gates using cascode CVSL or SSDL. The gates are generally synthesizable, which may be an advantage in some CAD environments. Size, design complexity, and reduced noise immunity may lead one to avoid this logic family. Some designers regard the logic highly while others are still seeking a use for it.

Many times it may be possible to create a hybrid gate that merges two of the styles of logic design covered in Section 5.2. Chapter 8 illustrates this with respect to an adder carry-chain by mixing static logic and transmission gates.


As a general rule, the more you can make a gate look like an inverter, the faster it will operate. Small numbers of cascaded transmission gates are also fast.

Remember, you have a set of switches with which to implement a given logic function. In certain cases it may be worthwhile to spend some time to compose and optimize such a hybrid gate.

## 5.5 Clocking Strategies

### 5.5.1 Clocked Systems

In this chapter we have discussed various alternative forms of CMOS logic. Although we have studied logic gates in isolation, no global clocking strategy has been suggested. Virtually every useful VLSI system must store some state, implying some form of storage elements. As an example, Fig. 5.43(a) shows what is termed a finite-state machine (FSM) which is composed of a set of logic inputs feeding a block of combinational logic resulting in a set of logic outputs. Some of the outputs are fed back to the inputs via storage devices that are clocked by a system clock (or clocks). The machine operates by determining the “next state” as a function of the “current state” and the external inputs. The outputs are a function of the “current state” and perhaps the external inputs. When the clock transitions (let us assume 0→1), the



**FIGURE 5.43** Clocked systems: (a) a simple finite state machine (FSM); (b) a pipelined system


“next state” bits are transferred to the “current state” bits and the “current state” bits and inputs trickle through the combinational logic to the outputs and the “next state” bits. When the outputs are stable the system may be clocked again. The minimum time in which the outputs and “next state” bits settle determines the maximum frequency that the clock may operate. The design of FSMs is covered in Chapter 8.

A pipelined system is shown in Fig. 5.43(b). Pipelined systems use storage devices to capture the output of each processing stage at the end of each clock period, and in general have no feedback. The majority of VLSI systems are a combination of pipelined and finite-state machines. More examples of pipelined systems may be found in Chapter 8.

The storage devices used in FSMs or pipelined systems are in turn defined in terms of a set of clock waveforms used to store and access the state of each storage element. The selection of a particular clocking strategy influences how many transistors are used per storage element and how many clock signals need to be routed throughout the chip. These decisions impact the size of the chip and the power dissipated by the chip. Hence, one of the most important decisions that may be made at the commencement of a design is the selection of the clocking strategy. In this section we will first examine the use of a single clock and then explore multiphase clocking techniques. Suitable memory and logic elements for each clocking strategy will be summarized. Some layout guidelines are also given.

### 5.5.2 Latches and Registers

A single-phase clock is shown in Fig. 5.44, in conjunction with the timing waveforms for a storage element called a positive edge-triggered register (sometimes called a flip-flop). The behavior of the register is as follows: If the



**FIGURE 5.44** A single-phase clock showing parameters of interest

signal at the data input (commonly called the  $D$  input) is stable within a window around the positive transition of the clock, then some time later that  $D$  value will propagate to the output of the register (commonly called the  $Q$  output). The time before the clock edge that the  $D$  input has to be stable is called the *setup time* ( $T_s$ ) and the time after the clock edge that the  $D$  input has to remain stable is called the *hold time* ( $T_h$ ). The delay from the positive clock input to the new value of the  $Q$  output is called the *clock-to- $Q$  delay* ( $T_q$ ). The time between successive positive clock transitions is called the *cycle time* ( $T_c$ ).


*The level-sensitive latch.* The first step in building an edge-triggered register is to build a level-sensitive latch. In Chapter 1, a latch storage element was developed using two inverters and a multiplexer. This structure is shown in Fig. 5.45(a), with one inverter merged into an inverting mux. This is a negative level-sensitive latch because the  $D$  input is passed to the output when the clock ( $clk$ ) is low. The  $D$  input must be stable for a short time before and after the positive clock transition. Note that this is not an edge-triggered storage element because the output changes in sympathy with the input while the clock is low. A positive level-sensitive latch is shown in Fig. 5.45(b). The  $Q$  output reflects the input when the clock is high.

*The edge-triggered register.* By combining two level-sensitive latches, one positive-sensitive and one negative-sensitive, a designer can construct an edge-triggered register as shown in Fig. 5.45(c). By convention the first latch stage is called the *master* and the second is called the *slave*.

While the clock is low, the master negative level-sensitive-latch output ( $QM$ ) follows the  $D$  input while the slave positive-latch holds the previous value. When the clock transitions from 0 to 1, the master latch ceases to sample the input and stores the  $D$  value at the time of the clock transition. The slave latch opens, passing the stored master value ( $QM$ ) to the output of the slave latch ( $Q$ ). The  $D$  input is prevented from affecting the output because the master is disconnected from the  $D$  input. When the clock transitions from 1 to 0, the slave latch locks in the master-latch output and the master starts sampling the input again. This sequencing is shown in Fig. 5.45(d).

Thus this device is a positive edge-triggered register (also called a  $D$  register or  $D$  flip-flop) by virtue of the fact that it samples the input at the rising edge of the clock. By reversing the latch polarities, a negative edge-triggered register may be constructed. Figure 5.45(e) shows a CMOS implementation of a  $D$  register. Apart from the  $D$  latch/register a number of other storage circuits are popular.


*The RS latch.* The reset-set, or  $RS$ , latch is shown in Fig. 5.46. It consists of cross-coupled NAND (or NOR) gates. In the implementation shown,  $Q$  changes to 1 when  $S$  is 1, and changes to 0 when  $R$  is 1.  $Q$  is undefined for  $S = 1$  and  $R = 1$ . The latch maintains its state for  $S = 0$  and  $R = 0$ .




**FIGURE 5.45** Static CMOS latches and registers: (a) negative level-sensitive latch; (b) positive level-sensitive latch; (c) positive edge-triggered register; (d) operation of register; (e) CMOS circuit implementation

*The T register.* A toggle register, or “T latch,” toggles the  $Q$  output as the  $T$  input is varied. When  $clk = 1$ , the  $Q$  output is complemented, whereas when  $clk = 0$ ,  $Q$  is unchanged. This gives a divide-by-2 function. A  $T$  latch which is shown in Fig. 5.47 may be used as a low-gate-count counter element (it is in fact a  $D$  register, with  $-Q$  tied to the  $D$  input). However, the counter bits ripple through the cells, which may be undesirable and, if not resettable, may pose testability problems (see Chapter 7).


*The JK register.* A  $JK$  register is shown in Fig. 5.48. When  $J$  and  $K$  are 0, the  $Q$  output is maintained. If  $K = 1, J = 0$ ,  $Q$  is set to 0; when  $K = 0, J = 1$ ,



**FIGURE 5.46** An  $RS$  latch (a) NAND; (b) NOR



**FIGURE 5.47** A  $T$  register



J	K	clk	Q	QN
0	0	↑	Q	QN
0	1	↑	0	1
1	0	↑	1	0
1	1	↑	QN	Q

**FIGURE 5.48** A  $JK$  register

$Q$  is set to 1. When  $J$  and  $K$  are both set to 1, the output  $Q$  toggles. The  $JK$  register is in essence the combination of an  $RS$  and a  $T$  latch.<sup>47</sup> The  $JK$  register was a popular TTL structure because, when combined with an asynchronous set and reset, it combines set, reset,  $T$ -register and  $D$ -register functionalities. For this reason it has carried over to gate-array libraries. Today the  $D$  register or a register combined with multiplexers is almost always used as a replacement.

### 5.5.3 System Timing


Latches and registers may be used in a variety of ways to implement clocked systems. For instance, Fig. 5.49(a) shows a typical pipelined system with input and output registers separated by combinational logic. Here the cycle time is given by

$$T_c = T_q + T_d + T_s \tag{5.7}$$

where  $T_d$  is the worst-case delay through the combinational logic block.

Pipeline registers are placed in series with the logic flow to attain some desired cycle time in situations where the overall logic delay,  $T_d$  is greater than the required cycle time,  $T_c$ .

An alternate structure is shown in Fig. 5.49(b) where the combinational logic is bounded by latches. This structure can be extended, as shown in



**FIGURE 5.49** Pipelined system options: (a) a register based pipelined system; (b) a latch based pipelined system; (c) another example of a latch based pipeline system

Fig. 5.49(c), by alternating positive and negative level-sensitive latches with combinational logic. A saving has been made in the number of latches per combinational block compared with the registered configuration in Fig. 5.49(a). However, in the latch case the logic at the output of latch *A* receives data  $T_q$  later than the 0→1 transition and must deliver it to latch *B*  $T_s$  before the 1→0 transition of the clock. Thus the logic delay of block *A* ( $T_{da}$ ) must satisfy the following inequality:

$$T_{da} < T_{c1} - T_{qa} - T_{sb} \text{ (assuming a 50\% duty cycle)} \quad (5.8)$$

where

$T_{qa}$  = the clock-to-*Q* time of latch *A*

$T_{sb}$  = the setup time of latch *B*.

Similarly,

$$T_{db} < T_{c0} - T_{qb} - T_{sa}. \quad (5.9)$$

In the limit  $T_{da} = T_c/2 - T_{qa} - T_{sb}$  and  $T_{db} = T_c/2 - T_{qb} - T_{sa}$

$$T_{c1} = T_{da} + T_{qa} + T_{sb}$$

and,

$$T_{c0} = T_{db} + T_{qb} + T_{sa}$$

$$T_c = T_{da} + T_{db} + [2(T_q + T_s)] \text{ (assuming that latch } A \text{ and } B \text{ are identical).}$$

The register pipelining strategy is the simplest to think about because it is edge based; that is, all state changes occur at the rising (or falling) clock edge.


#### 5.5.4 Setup and Hold Time

The setup and hold time of a register are deviations from an ideal register caused by finite circuit delays. The hold time relates to the delay between the clock input to the register and the storage element. That is, the data has to be held for this period while the clock travels to the point of storage. The setup time is the delay between the data input of the register and the storage element. As the data takes a finite time to travel to the storage point, the clock can not be changed until the correct data value appears. In most CMOS registers, these delays are very small and each type of register has characteristic setup and hold times due to the circuit construction.


In a synchronous system, if the data input to a register does not obey the setup and hold-time constraints, then potential *clock race* problems may

occur. These races result in erroneous data being stored in registers. For instance, imagine that the data violates the hold-time violation. The data changes to a new value before the clock can change. With a setup time constraint the clock changes before the data assumes the correct value.

Assuming a perfectly synchronous system with perfect clocks, zero hold-time registers, and clock-to- $Q$  time greater than the setup time, no clock race problems should occur. However, at the chip level this might be hard to ensure. Consider the block diagram shown in Fig. 5.50 where two modules are interconnected. Here a delay has been included in series with the data and the clock lines to the modules. The earliest that data appears at the input of register  $M_2$  is at time  $T_{c1} + T_{q1}$ , assuming zero delay in the logic block. The clock appears at register  $M_2$  at time  $T_{c2}$ . Assuming zero internal setup and hold times in the registers, if  $T_{c2}$  lags the data change ( $T_{c2} > (T_{c1} + T_{q1})$ ), the module  $M_2$  will store the data from the current cycle rather than the previous cycle. This is a hold-time violation and may be caused in practice by  $T_{c1}$  and  $T_{q1}$  being close to zero while a delay is introduced into the  $T_{c2}$  clock line. This might be due to RC delay or clock-buffer delay. If the delay  $(T_{c1} + T_{q1}) - T_{c2}$  is larger than the cycle time,  $T_c$ , then the data will arrive late at  $M_2$ . This will cause a setup-time violation. This occurs when the circuit is too slow for the clock cycle used. While  $T_{c2}$  may be artificially increased to allow more time for the data to set up, the constraint  $T_{c2} < (T_{c1} + T_{q1})$  becomes harder to meet and data delays may have to be artificially added to meet the constraint. In general, this type of temporal tight-rope walking should be avoided in products where time to market is short and first-time correctness is important. A recent style of design called *wave pipelining* takes this to the extreme by using the delay of logic stages as the delay elements in the circuit.<sup>48</sup>




**FIGURE 5.50** Clock skew and the relation to setup and hold times




**FIGURE 5.51** A typical gate array or standard-cell edge triggered *D* register

### 5.5.5 Single-Phase Memory Structures

The simplest clocking methodology is to use a single clock in conjunction with the register shown in Fig. 5.51. In this register, the necessary clocks are locally generated within the register and the *Q* and  $\neg Q$  are buffered. This is the normal kind of register used in gate arrays and standard cell designs. In custom designs it is desirable to reduce the number of transistors in the basic register. The clock buffers are candidates to be replaced by a global clock buffer supplying *bclk* and  $\neg bclk$ . However, because these signals now travel across the chip and may be heavily loaded, they may develop a skew in relation to each other. Consider  $\neg clk$  delayed with respect to *clk* as shown in Fig. 5.52(a). We see that the first-transmission-gate n-transistor can be turned on at the same time as the second-transmission-gate n-transistor. Hence the value on the input



(a)




(b)


**FIGURE 5.52** Clock skew in a *D* register: (a) effect; (b) balanced delay clock driver

can ripple through the two transmission gates, leading to invalid data storage. This problem means that close attention must be paid to the clock distribution to minimize the clock skew. One method for achieving this is shown in Fig. 5.52(b).<sup>49</sup> A conventional clock buffer consisting of two inverters is shown. The buffered true clock will always be delayed with respect to the buffered inverted clock. To reduce this undesirable delay, the *clk* signal may be passed through a transmission gate to equalize delay with respect to *-clk*. The transmission gate should use similar-sized (though slightly smaller) transistors as those used in the inverters (verify this by simulation). Subsequent buffers may also be used to keep the initial buffers small. Routing load must also be balanced between the two phases of the clock. Another method of avoiding excessive clock skews is to use a local buffer for every n-bit register.

Realizing that single-phase registers are composed of two latches operating on complementary clocks, a variety of latches will be reviewed (Fig. 5.53). The feedback transmission gate may be eliminated by using a weak trickle inverter as the feedback inverter, as shown in Fig. 5.53(a). Here the trickle



**FIGURE 5.53** Various CMOS static latches: (a) a “jamb” latch; (b) a transmission-gate latch; (c) a tristate-buffer latch with the clocks at the center of the tristates




**FIGURE 5.54** Typical latch symbolic layouts

inverter is constructed with low-gain n- and p-transistors. This is achieved by employing transistors with a length ( $L$ ) greater than the minimum value. Alternatively, the  $W/L$  of the driving transmission-gate transistors may be made larger than those in the feedback inverter. The transmission gate (and associated source-driver circuitry) must be capable of overdriving the trickle inverter for all process corners and circuit conditions. When the transmission gate is turned off, the trickle inverter locks in the stored state in the latch.

Figure 5.53(b) shows the latch in Fig. 5.45 with a buffering input inverter. By eliminating the connections at the confluence of the inverter and the transmission gate, the latch in Fig. 5.53(c) may be constructed without loss of function. This eliminates a metal connection, yielding a smaller latch. Figure 5.54 illustrates some symbolic layouts for some of the latches treated so far.

Figure 5.55(a) shows latches based on a CVSL structure. An n and a p version are shown that are cascaded to form a register. Figure 5.55(b) shows a latch that is based on a static RAM cell. These latches are complementary in nature, have reduced noise margin, and require careful design. However,




**FIGURE 5.55** More static registers: (a) a fast static CVSL style register; (b) a latch based on a RAM cell; (c) a “double-edge” triggered register


they are small and can be very fast. Figure 5.55(c) shows latches that may be used to clock data on both edges of the clock—so called Double-Edge-Triggering.<sup>50,51</sup>

Two final designs are shown in Fig. 5.56(a) and Fig. 5.56(b). The first design uses only one clock phase and a gated RS latch. It uses 14 transistors, compared with 8–10 transistors in the preceding flip-flops. The second design shows this circuit extended to build a master-slave design with set and reset.

It is often desirable (and in many design styles mandatory) to be able to set the state of a storage element. This can be done either synchronously with the clock (i.e., by loading a zero into a loadable register) or asynchronously (i.e., without regard to the state of the clock). Asynchronous settable and resettable registers are shown in Fig. 5.57. Smaller versions of these registers may be built by “jamming” the state of the master via a single transistor



**FIGURE 5.56** Logic gate based latches: (a) positive level-sensitive latch; (b) positive edge-triggered register



**FIGURE 5.57**  
Asynchronously settable  
and resettable registers

connected to power or ground. This would usually draw DC current and in some circumstances may be undesirable.

So far the latches and registers that have been described have been static; that is, they store their state when the clock is stopped and power is maintained. To reduce the number of transistors in a latch, the feedback inverter and transmission gate may be eliminated, as shown in Fig. 5.58(a) and (b). Now the latched value is stored on the capacitance of the input of the inverter, which is composed predominantly of gate capacitance. A word of caution here: The clock-to- $Q$  delay in this style of latch can be very small and the designer must be very careful to ensure that the latches are not transparent.<sup>52</sup> Particular attention must be paid to providing the latches with sharp antiphase clocks, particularly if used in shift registers where there is no logic between storage elements. Internal inversion of the clock is often the only way of ensuring these clock constraints at high clock speeds (>40 MHz). The dynamic latch with a “tristate” inverter is shown in Fig. 5.58(c). The corresponding registers are shown in Figs. 5.58(d) and 5.58(e).

The requirements of implementing a single clocked register with the minimum number of transistors has led to the structures shown in Fig. 5.59. Figure 5.59(a) shows a representative clocking method used in DEC’s ALPHA microprocessor.<sup>53</sup> It consists of a latch  $L_1$  which is transparent






FIGURE 5.58 Dynamic single clock latches

when the clock is high and opaque when the clock is low. A complementary latch  $L_2$  is transparent when the clock is low and opaque when the clock is high. Logic is interposed between  $L_1$  and  $L_2$  and between  $L_2$  and  $L_1$  similar to the clocking scheme shown in Fig. 5.49(c). Specific implementations of an  $L_1$  latch are shown in Fig. 5.59(b), while implementations of an  $L_2$  latch are shown in Fig. 5.59(c). In Figs. 5.59(b) and 5.59(c), unbuffered and buffered versions of the latches are shown. The operation of the unbuffered  $L_1$  latch in Fig. 5.59(b) is as follows: When  $CLK$  rises, node  $X$  is either pulled low ( $D$  high) through  $N_2$  and  $N_1$  or high ( $D$  low) through  $P_1$ . Transistors  $N_3$ ,  $N_4$ , and  $P_2$  similarly act as an inverter to produce  $Q$  from node  $X$ . When the clock is low, transistors  $N_2$  and  $N_4$  are turned off. Assuming  $D$  was high when the clock was high, then  $X$  is initially low and  $Q$  is high. With the clock low, a high-to-low transition on  $D$  causes  $X$  to go high, which turns  $P_2$  off, holding the value at the  $Q$  output. If  $D$  was low when the clock is asserted, then  $X$  is high and  $Q$  is low. If  $D$  transitions high when the clock is low,  $P_1$  is turned off, holding node  $X$  high (tristated). Thus  $Q$  is in turn held low. The  $P_3$  feedback transistor is added to counteract noise sources and leakage that tend to reduce the voltage on node  $X$ .


The  $P_2$  latches shown in Fig. 5.59(c) operate similarly with  $N_3$  providing the feedback function. Figure 5.59(d) and 5.59(e) show the latches without feedback transistors while Fig. 5.59(f) and 5.59(g) show registers implemented using these latches. These are the versions as proposed originally by Yuan and Svensson.<sup>88</sup> Logic may be integrated into the first stage of the latches as shown in Fig. 5.59(h) and Fig. 5.59(i). In Fig. 5.59(h) transistors  $N_7$  and  $N_5$  form the pull-down path of a two-input buffered NAND gate,



(a)




(b)



(c)



(d)



(e)

**FIGURE 5.59** Single-phase dynamic latch clocking: (a) clocking method; (b) clock active high latches; (c) clock active low latches; (d) latch b) without feedback and buffer; (e) latch c) without feedback and buffer; (f) register (positive edge); (g) register (negative edge); (h) NAND gate/latch combination; (i) OR gate/latch combination




Figure 5.59 (continued)

while  $P_1$  and  $P_4$  form the pull-up path. Figure 5.59(i) shows an unbuffered two-input OR gate. Careful design of the latches and clocking is required when using the latches shown in Fig. 5.59. DEC's ALPHA designers carefully characterized race through susceptibility by simulating various combinations of latches, with varying clock rise and fall times, and voltage, temperature and process extremes. In the ALPHA case, clock rise and fall times below  $0.8\text{ ns}$  caused no failures while a value of  $1.0\text{ ns}$  showed some sign of failure. A value of  $0.5\text{ ns}$  was set for the clock rise and fall time to prevent latch failure. The clock distribution used in ALPHA is discussed in Section 5.6.4.

While dealing with dynamic storage nodes some guidelines should be noted. The period that charge will stay on a storage capacitor is usually determined by the leakage of the diffusions (sources and drains) connected to the gate. This is highly dependent on temperature, but assuming a leakage current of  $1\text{ nA}$  and a storage capacitance of  $.02\text{ pF}$ , then  $C(\Delta V/\Delta t) = (.02 \times 10^{-12} \times 5)/10^{-9} = 100\text{ }\mu\text{s}$ . Thus this node has to be refreshed (clocked with the old or new state) roughly every  $100\text{ }\mu\text{s}$ . Dynamic nodes should not be left floating for long periods of time even if the storage of the correct state is unimportant (i.e., in a power-down mode). The leakage characteristics of the

storage node may cause the node to assume a level that causes the inverter to draw significant current. Dynamic nodes should always be refreshed or clamped to a known state when in standby or low-power mode.


### 5.5.6 Phase Locked Loop Clock Techniques

Phase Locked Loops (PLL)s are used to generate internal clocks on chips for two main reasons:

- To synchronize the internal clock of a chip with an external clock.
- If it is desired to operate the internal clock of a chip at a higher rate than the external clock input.


While PLLs have been used for some time to regenerate clocks from data (as in modems, etc.), it is only relatively recently that PLLs have been used to aid system-clocking issues. This has occurred because the on-chip clock frequencies have increased to the point where having to allow for small skews at the board level can decrease the overall speed of the system drastically. A PLL allows an internal clock to be generated that is in phase with an externally delivered clock. Figure 5.60(a) shows an example of a chip that receives an external clock that is internally buffered. This buffered clock is distributed across the chip and feeds an output register, which in turn feeds an output buffer. The delay time from the clock input to a new valid output data value is comprised of the clock-buffer delay, the  $RC$  delay to the register, the clock-to- $Q$  delay of the register, and the output buffer delay. Consider the scheme in Fig. 5.60(b). Here a PLL senses the internal clock at the input of the register (or some other convenient place) and feeds this to a PLL, which also receives the input clock. The PLL generates a clock that is in phase with the input clock. Thus the clock-buffer delay and the  $RC$  clock-line delay is eliminated from the input clock to output data delay time. By including a divider in the PLL loop, the on-chip frequency may be increased by the divider ratio. In this case a division by 4 results in an internal clock that runs four times faster than the input clock. Chapter 9 demonstrates an example of this type of PLL-clocking system. A further system example is shown in Fig. 5.60(d), where a PLL that drives a high-speed tristate bus is used in each chip. This ensures that the output-enables of chips are synchronized with each other, which reduces tristate fights and improves overall timing.

A block diagram of a charge-pump PLL is shown in Fig. 5.61(a). It consists of a phase detector, a charge pump, a loop filter, and a Voltage Controlled Oscillator (VCO). The phase detector detects the difference between the reference clock and the VCO clock and applies charge-up or charge-down pulses to the charge pump. These pulses are used to switch voltage or




**FIGURE 5.60** Phase locked loops for clock synchronization: (a) a chip without a PLL and a potential skew problem; (b) a PLL-clock-generator solution to clock skew; (c) a clock-multiplying PLL; (d) another use of PLL clocks to synchronize data transfers between chips


current sources, which charge or discharge a capacitor. The loop filter filters these pulses and applies the resulting control voltage to the VCO. The VCO changes oscillation frequency depending on the control voltage. Thus the total system forms a feedback system where the VCO is locked to the refer-



(a)



(b)



(c)

**FIGURE 5.61** A charge pump PLL: (a) basic PLL block diagram; (b) typical CMOS VCO circuit; (c) typical CMOS VCDL circuit

ence clock. Gardner<sup>54</sup> provides a good starting point for the theory of charge-pump PLLs. The main problem with completely monolithic CMOS PLLs is ensuring that they operate over the full process and temperature range. However, it can be done with careful design. A typical VCO is shown in Fig. 5.60(b). This is called a “current-starved inverter.”<sup>55</sup> The control voltage sets a current in the  $n$  current-source  $N_1$  and the inverter-current source  $N_2$ . The current is mirrored by  $P_1$  and  $P_2$ . As the current is varied, the delay through the inverter is varied. By connecting an odd multiple of these stages in series, an oscillator is constructed. As the control voltage is varied, the oscillation frequency changes (over quite a large range). For further representative circuits see Chapter 9 or Jeong et al.<sup>56</sup> and Young et al.<sup>57</sup>

As an alternative to using a VCO, designers have used a Voltage-Controlled Delay Line (VCDL).<sup>58</sup> This uses the circuit shown in Fig. 5.60(c). This uses a control voltage on an  $n$ -transistor to vary the amount of load capacitance seen by an inverter. A number of these stages are cascaded to form the delay line.

### 5.5.7 Metastability and Synchronization Failures

If the data and clock do not satisfy the setup and hold-time constraints of a register, a synchronization failure may occur.<sup>59</sup> This is a failure that is due to the inherent analog nature of the storage elements used in all electronic circuits. A latch with clock deasserted is normally a bistable device; that is, it has two stable states (one and zero). Under the right conditions the latch may enter a metastable state. Here the output is in an indeterminate state between 0 and 1. At the CMOS circuit level for the latches and registers shown previously, this means that the sampled input to an inverter that is responsible for determining the state is close to the inverter threshold voltage. Thus, in effect, the latch is perfectly balanced between making a decision to resolve a one or a zero. In practice, noise (switching and/or thermal) or a slight initial imbalance eventually pushes the latch output one way or the other. However, the output decision is arbitrary and the interpretation of this signal may cause a synchronization failure. The problem occurs when logic looking at the output of the latch interprets the resultant value differently due to the delay caused by the metastability. Figure 5.62(a) shows a SPICE simulation example in which the data signal in a latch is moved toward the clock edge. The top waveform shows the circuit inputs consisting of a fast-falling clock signal and a slow-rising data signal. The delay time of the rising data (from 0) is varied from 2.2 to 2.4 ns. At 2.2 ns the  $Q$  output of the latch makes a low to high transition. At a delay of 2.3 ns as the data is moved closer to the clock edge,  $Q$  still makes a low-to-high transition, but only after passing through an operating point that includes some time spent at the transition point of the inverters (i.e., a delay). With a delay of 2.4 ns the  $Q$  stays low. The extra time spent in the metastable region can lead to subsequent circuitry interpreting the output of the latch as two different values in the same clock cycle.


Within a synchronously clocked system, as long as the clock-to- $Q$  delays are longer than the setup times, synchronization failures can not occur (no clock skew, clock cycle long enough). However, at the boundary of two independently clocked systems or a clocked system and the asynchronous real world, synchronization problems may occur. To deal with these asynchronous interfaces, circuits called synchronizers are used at the interface between independently clocked systems. These lower the risk of synchronizer failure to an acceptable level.

The probability of a synchronizer failure has been shown to be<sup>60</sup>:

$$F(t) = \frac{T_o}{\delta} e^{-\frac{t}{\tau_r}} \text{ for } t \text{ is greater than some time } h, \quad (5.10)$$

where

$\delta$ ,  $T_o$ ,  $\tau_r$ , and  $h$  are parameters of the latch design.



**FIGURE 5.62** Metastability: (a) test circuit showing register entering metastable state; (b) graph showing probability of latch entering metastable state

$\delta$  is the range of time over which clock-to-data time varies (assumes a uniform distribution);  $\tau_r$  is commonly called the time constant of resolution of the latch. This parameter is related to the overall gain-bandwidth of the latch amplifiers (i.e., as the gain-bandwidth of the inverters increases, this parameter becomes smaller). This value may be estimated by observing the small signal frequency response of the inverters or observing the time constant of the latch when exiting the metastable condition.  $T_0$  is related to the efficiency of converting a time difference in the signals at the input of the latch to an initial condition (voltage difference) at the metastable resolving node within the latch. Glasser and Dobberpuhl<sup>61</sup> estimate this as  $(V_{IH} - V_{IL})$

$\times (dV_{in}/dt)^{-1}$ , where  $dV_{in}/dt$  is the rate of change of the data input to the latch and  $V_{IH}$  and  $V_{IL}$  are the input high- and low-noise margins respectively. In practice, this appears to be optimistic and values of 10–100 times or more of this value are observed.<sup>62</sup>

Equation 5.10 may be reexpressed as

$$\ln [\delta F(t)] = -\frac{1}{\tau_r}(t) + \ln(T_o) \quad t > h, \quad (5.11)$$

which is graphed in Fig. 5.62(b). Measurements carried out on actual latches can be used to determine these values, or they may be estimated analytically or by simulation.<sup>63–68</sup>  $T_o$  is the extrapolated intercept at  $t = 0$ , while  $-1/\tau_r$  is the slope of the characteristic.

From probability theory, the mean time between the failure of the output to be resolved within some time ( $t_f$ ) (*MTBU*) is given by

$$MTBU(t_f) = \frac{1}{f_c f_d} e^{-\frac{t_f}{\tau_r}} \quad (5.12)$$

where

$t_f$  = the time after the change in the clock by which the latch output must be resolved

$f_c$  = the frequency of the clock

$f_d$  = the frequency of the data.

#### Example:

To assess the *MTBU* of a typical system, consider the following conditions:

$$f_c = 50 \text{ MHz}$$

$$f_d = 100 \text{ KHz}$$

$$t_f = 10 \text{ ns (assume that half the cycle is taken by real logic and half may be taken by potential synchronizer delay)}$$

Assume that

$$T_o = .1s$$

$$\tau_r = .2 \text{ ns}$$




FIGURE 5.63 A typical register-based synchronizer

$$\begin{aligned}
 MTBU(t_f) &= \frac{1}{f_c f_d T_o e^{-\frac{t_f}{\tau_r}}} \\
 &= \frac{1}{50 \times 10^6 \times 100 \times 10^3 \times .1 \times e^{-\frac{-10}{.2}}} \\
 &= 1 \times 10^{10} \text{ seconds.}
 \end{aligned}$$

To deal with synchronizer problems circuits such as that shown in Fig. 5.63 are used. This consists of two cascaded registers which allow a whole clock cycle for the output of the first register to resolve. More registers may be cascaded to improve the metastability characteristics of the circuit at the cost of increased latency through the synchronizer. As far as good synchronizer register (latch) design is concerned, the general principle that applies is to keep the resolving circuit fast. This minimizes the exponential term in  $\tau_r$  in Eq. (5.10). This involves minimizing parasitics by careful circuit and layout design.


The main point to realize is the following: If you have an asynchronous input that enters your chip, you should calculate the *MTBU* and design for an acceptable value. Use a synchronizer such as that shown in Fig. 5.62 before using the signal for any internal use. Failure to do so will surely cause system problems that will be both difficult and expensive to track down.

Problems with interfacing synchronous circuits with real-world asynchronous events has lead researchers to propose *self-timed* systems. (For instance see Chapter 7 in Mead and Conway.<sup>69</sup>)


### 5.5.8 Single-phase Logic Structures

Conventional static logic may be used with single-phase clocking. In addition, domino nMOS logic may be used to improve speed, reduce area, and reduce dynamic power consumption. However, it is difficult to pipeline such logic stages while using a single clock and complement. A logic family termed N-P CMOS dynamic logic (Figs. 5.64 and 5.38) may be used to optimize speed and density at the expense of more detailed circuit and system design.<sup>70</sup>


N-P CMOS dynamic logic combines N-P sections of domino logic with a C<sup>2</sup>MOS latch as the output stage. We can build *clk* blocks (Fig. 5.64a), which resolve (or evaluate) during *clk* = 1, and *-clk* blocks (Fig. 5.64b), which resolve during *-clk* = 1. Cascading these N-P blocks is achieved using the structure in Fig. 5.64(c). This yields a pipelined structure in which *clk* sections are precharged and *-clk* sections are evaluated when *clk* = 0 and *-clk* = 1. Information to *-clk* sections is held constant by the clocked CMOS latch in the output of *clk* sections. When *clk* = 0 and *-clk* = 1, *clk* sections are evaluated and *-clk* sections are precharged. Often it is desired to mix N-P dynamic sections with static logic or to connect N-P sections with domino



(a)



(b)



clk	-clk	evaluation	precharge	evaluation	precharge
0	1	precharge	evaluation	precharge	evaluation
1	0	evaluation	precharge	evaluation	precharge

(c)

FIGURE 5.64 Cascaded NP Logic

sections. If this is done, two problems must be avoided: First, self-contained sections must be internally race free. Second, when different sections are cascaded to form pipelined systems, clock skew should result in no deleterious effects. We will examine some rules that have been proposed to deal with both problems.<sup>70</sup>

In the case of internal races, the basic rules for dynamic domino must be obeyed:

1. During precharge, logic blocks must be switched off.
2. During evaluation, the internal inputs can make only one transition.


For complete dynamic blocks, either alternate n-p logic gates may be used or n-n or p-p blocks may be cascaded with buffer inverters between sections following the domino rules. Static logic structures may be used. Where this is done, it is best to keep the logic static up to the C<sup>2</sup>MOS latch, because the static structures generally can create glitches that violate the second condition mentioned above. When using the C<sup>2</sup>MOS latches in conjunction with N-P logic sections, an additional rule guarantees race-free operation, even in the presence of clock skew. This requires that there be an even number of static inversions between the final dynamic gate and the C<sup>2</sup>MOS output latch.

The ability to pipeline sections, as shown in Fig. 5.64, assumes that the output of a logic block (*clk* or *-clk*) does not glitch (due to precharging or input variations) the input of the next stage in the pipeline while it is resolving its output. Under perfect clocking conditions, this assumption is met merely by following the *clk, -clk* logic block sequence. However, in the presence of clock skew, an early output transition on one block may glitch the next stage while it is still actively resolving its inputs. An additional rule ensures that glitches caused by clock skew will not be propagated from the output of one logic block through to the C<sup>2</sup>MOS latch of the succeeding logic block. This rule states that either:


- There exists in each logic block at least one dynamic gate that is separated from the previous C<sup>2</sup>MOS output stage by an even number of inversions;
- or
- The total number of inversions between the C<sup>2</sup>MOS stage and the previous C<sup>2</sup>MOS stage is even. Figure 5.65 illustrates these rules.

The logic/latches shown in Fig. 5.59 are also appropriate for single clock systems.

Figure 5.66 illustrates one final method of clocking using a single clock. This combines CVSL gates of both polarities with RS flip-flops on the outputs of each gate.<sup>71</sup> This allows a single clock to be used at the expense of circuit and layout complexity.




**FIGURE 5.65** NP logic design rules



**FIGURE 5.66** Another single clock clocking scheme

While clock skew of various kinds can be deleterious to the operation of a system, it can also be used to advantage. Figure 5.67 shows a sequence of pipelined registers, each of which is supplied with a delayed clock. Because




**FIGURE 5.67** Uses of deliberate clock skew to extend clock cycle (not recommended)

the clock feeding register *B* is delayed with respect to that feeding register *A*, the data from logic block *A* has a little longer to stabilize prior to being registered by register *B*. The problem is now to ensure that logic outputs do not race to register *B*, that is, that there is a lower bound on the delay time of logic block *A* outputs. This clocking scheme must be designed with extreme care with the appropriate tools (such as a timing analyzer). It should only be used as a last resort when all other techniques have been exhausted. In cases where the skewed clocks are used to equalize logic activity throughout a cycle (as in mixed analog/digital chips), the race condition may be countered by using the clocking scheme shown in Fig. 5.68(a), which latches the inputs to register *B* with the clock to register *B*. In this case, the timing advantage is lost but each logic block can operate from a delayed clock. Figure 5.68(b) shows a safe clocking scheme that prevents races but robs from the cycle time. Here the clock is buffered in the opposite direction to the flow of data. If this were the way in which the clock was to be distributed, then this is a preferable strategy to that shown in Fig. 5.68(a).

### 5.5.9 Two-phase Clocking


A problem in single-phase registers can be the generation and distribution of near-perfectly overlapping clocks. This has been commonly solved by employing two nonoverlapping clocks for the master and slave sections of a register. Thus we can have between one and four clock lines to route around a chip. Usually, two main clocks would be distributed with buffers to generate local clocks. A typical set of clock waveforms and a simple register



**FIGURE 5.68** Two methods of avoiding clock skew problems in situations where clock skew is present: (a) latched outputs; (b) contra-data-direction clock

(DFF1) are shown in Fig. 5.69(a). Note that  $\phi_1(t) \cdot \phi_2(t) = 0$  for all  $t$ . The operation of the register is illustrated in Fig. 5.69(b). During  $\phi_1 = 1$ , the master transmission gate is closed, thereby storing the input level on the gate capacitance of the inverter and the output capacitance of the transmission gate ( $C_1$ ). The state of the slave is stored on a similar capacitance,  $C_2$ . During  $\phi_2 = 1$ , the stage-1 transmission gate opens and the inverse of the stored value on  $C_1$  is placed on  $C_2$ .

The selection of the actual clock relationships depends on the circuit. Some guidelines would be as follows. If  $\phi_1$  is used as a precharge clock, then it has to be of a duration to allow precharge of the worst-case node in the circuit. Typically, this might be on a RAM bit line. The delay between clocks has to be chosen to ensure that for the combination of worst-case conditions, the two clocks do not overlap. Clock skew can occur in two forms. The first is shown in Fig. 5.69(c), where the clocks applied to a register have travelled through different delay paths to arrive at the latch. The skew occurs while both clocks are simultaneously HIGH, causing the two transmission gates in the register to be transparent, similar to the single-phase skew examples. Another type of skew can occur even if the clocks are perfectly overlapping. This is shown in Fig. 5.69(d). Here, the rise and fall times are so slow that the period of the transition region causes the latch transmission gates to couple. Both of these conditions can lead to incorrect values being stored on the  $C_1$  and  $C_2$  capacitances. Thus the period of the clocks must allow for the worst-case logic propagation time in combinational blocks that are to be latched.




**FIGURE 5.69** Two-phase clocking: (a) dynamic register and clock waveforms; (b) operation; (c) failure due to clock skew; (d) failure due to slow-rise-time clocks

### 5.5.10 Two-phase Memory Structures

Two-phase registers are usually replications of single-phase structures with  $\phi_1$  feeding the master and  $\phi_2$  feeding the slave of the register. Examples are shown in Fig. 5.70.


Considering DFF1, two representative layouts are shown in Fig. 5.71(a) and Fig. 5.71(e). A layout representing the DFF2 configuration are shown in



**FIGURE 5.70** Two-phase dynamic registers

Fig. 5.71(b), Fig. 5.71(c) and Fig. 5.71(d). Note that routing clocks in polysilicon may lead to clock-delay problems if long unbuffered clock lines are used. An example of DFF2 may be found in Fig. 8.70.


A reduction in the number of clock lines can be accommodated if only n-transistors are used in the transmission gate, as would be the case in an n-MOS design (Fig. 5.72a). Two effects occur in this configuration. First, the '1' level transferred to the input of the inverter is degraded to approximately  $V_{DD} - V_{tn}$ . This has the effect of slowing down the low transition of the inverter. Furthermore, the high-noise margin ( $N_{MH}$ ) of the inverter is degraded. It also has the possible effect of causing static power dissipation. For instance, if  $|V_{tp}| < V_{tn(\text{body-affected})}$ , then the p-transistor in the inverter will be turned on when the inverter output is in the low state, thus causing current to flow through the inverter. This is consistent with the reduced  $N_{MH}$ . Although this is not catastrophic, it must be taken into account when calculating total power dissipation. Figure 5.72(b) shows the addition of p feedback transistors to provide fully restored logic levels. Figure 5.72(c) shows a single clock version of this register that uses p and n pass transistors. The rising transition at the output of the inverter in Fig. 5.72(a) and 5.72(b) is faster



**FIGURE 5.71** Various layouts for two-phase dynamic registers


because the capacitance at the output is reduced due to the absence of the p-transistor. There is no hard and fast rule for when the various flip-flop configurations should be used. Of course, if density is crucial the last mentioned flip-flop could be used, provided that the speed was suitable and that static power dissipation was not a problem. This can only be reconciled by worst-case simulation and power-dissipation calculations.

Clock distribution techniques for two-phase clocks may differ depending on the design. One technique is to globally distribute the two clocks with




**FIGURE 5.72** Two-phase registers with single-polarity clocks: (a) nMOS pass transistors; (b) adding p leakers; (c) a single clock version; (c) pass gate

or without their complements. Alternatively, a single clock can be distributed and local two-phase clocks generated in individual modules. Regardless of the technique, somewhere a two-phase clock generator is required. Figure 5.73 shows the basic circuit that is normally used; it is based on a cross-coupled RS flip-flop. This basic design is modified to meet drive considerations and overlap requirements. Methods for conditionally loading two-phase registers are shown in Fig. 5.74. Figure 5.74(a) uses a multiplexer on the front of a two-phase register. Alternatively, the clocks to the master may be gated, as shown in Fig. 5.74(b). Gating the clock can lead to delayed clocks, which in turn can lead to clock-skew problems in registers that are susceptible to skew. Another clock qualification method is shown in Fig. 5.74(c). This uses



**FIGURE 5.73** Two-phase clock generator




**FIGURE 5.74** Clock-enable circuits: (a) mux; (b) clock gating; (c) pass gate

a transmission gate as an AND function. The n-pulldown transistor ensures that the falling edge of the enabled clock is fast.

### 5.5.11 Two-phase Logic Structures

For two-phase systems, conventional static logic may be used in conjunction with the memory elements that have been described in the last section. If dynamic logic is required, the two-phase logic scheme outlined in Fig. 5.75 may be used. In this scheme, the first stage is precharged during  $\phi_{i1}$  and evaluated during  $\phi_{i2}$ . While the first stage is evaluated, the second stage is precharged and the first-stage outputs are stored on the second-stage inputs.




**FIGURE 5.75** Two-phase dynamic logic using unbuffered dynamic gates

During  $\phi_{i1}$ , the second stage is evaluated and latched in a succeeding  $\phi_{i1}$  stage.

Domino n-MOS gates may also be employed. A typical gate is shown in Fig. 5.76. Here, a single clock ( $\phi_{i1}$  or  $\phi_{i2}$ ) is used to precharge and evaluate the logic block. The succeeding stage is operated on the opposite clock phase, as illustrated in Fig. 5.76. The difference between this logic structure and that previously shown in Fig. 5.75 is that in the domino logic, a number of logic stages may be cascaded before latching the result.

### 5.5.12 Four-phase Clocking

The dynamic logic that has been described has a precharge phase and an evaluate phase. The addition of a “hold” phase can simplify dynamic-circuit-



**FIGURE 5.76** Two-phase dynamic logic using domino logic

logic design. This primarily results from the elimination of charge sharing in the evaluation cycle. Four-phase clocking schemes have been historically very popular for a variety of reasons, including circuit size, clocking safety, and the ability to generate a wide variety of clocks using the abundance of edges available. Modern designs tend to minimize the number of clock phases used, and employ self-timed circuits to generate special clocks. A disadvantage of four-phase logic is the number of clocks that may have to be generated and distributed throughout the chip.

### 5.5.13 Four-phase Memory Structures

A four-phase flip-flop is shown in Fig. 5.77(a) with its corresponding clock waveforms. During  $clk_1 = 0$ , node  $n_1$  precharges. When  $clk_2 = 1$  and  $clk_1 = 1$ , node  $n_1$  conditionally discharges. When  $clk_2$  falls to 0, this value is held on node  $n_1$  regardless of the state of the input  $D$ . During  $clk_3 = 0$ ,  $Q$  is precharged; during  $clk_4 = 1$ ,  $clk_3 = 1$ , this node is conditionally discharged according to the state of node  $n_1$ . This configuration can still have charge-sharing problems because the intermediate nodes in the inverters ( $inv_1$  and  $inv_2$ ) may be corrupted due to charge sharing with outputs  $n_1$  and  $Q$ , respectively. This is solved by altering the clock waveforms so that  $clk_2$  is actually  $clk_{12}$  and  $clk_4$  is  $clk_{34}$ , as shown in Fig. 5.77(b). With these clocking waveforms the intermediate nodes are precharged uniformly.




FIGURE 5.77 Four-phase registers: (a) type 1; (b) type 2

### 5.5.14 Four-phase Logic Structures

Historically, the main purpose in adopting a four-phase clocking strategy was to enable the four-phase logic gates to be built (although static gates may be also used). Illustrative gates are shown in Figs. 5.78, 5.79, and 5.80.

Arguments for using such a clocking strategy include the fact that no more clock lines are needed than for two-phase clocking if certain four-phase structures are used. In addition, a strict ratioless circuit technique may be applied, which can lead to very regular layouts.

Improvements on the dynamic structure in Fig. 5.30 use the forms of two- and four-phase logic that have been developed for earlier types of MOS design.<sup>72</sup> These gates add a sample-and-hold clock phase to the precharge and evaluate cycles. Figure 5.78(a) shows one version of a gate implemented using the clock relationships shown in Fig. 5.78(b). The composite clocks  $clk_{12}$  and  $clk_{23}$  are used in this example. During  $clk_1$ , node  $P_z$  is precharged, while node  $z$  is held at its previous value. When  $clk_2$  is true, node  $P_z$  remains precharged and, in addition, the transmission gate turns on, thus precharging node  $z$ . When  $clk_3$  is asserted, the gate evaluates and node  $P_z$  conditionally discharges. Node  $z$  follows node  $P_z$  because the transmission gate remains on. Finally, when  $clk_4$  is true, node  $z$  will be held in the evaluated state. The state of node  $P_z$  is immaterial. There are four types of gates characterized by the phase in which evaluation occurs. When using such logic gates, they must be used in the appropriate sequence. The allowable connections between types are shown in Fig. 5.79. Note that four levels of logic may be evaluated per bit time. Alternatively, a two-phase logic scheme may be employed by using type-4 gates and type-2 gates or type-1 gates and type-3 gates.





FIGURE 5.78 Four-phase logic—type A



**FIGURE 5.79** Allowable logic gate interconnections—type A logic

An alternate four-phase structure is shown in Fig. 5.80(a).<sup>73</sup> The clocking waveforms are shown in Fig. 5.80(b). This gate type is more restrictive than the previous gate, but the circuit is simpler and the number of clocks reduced, and the layout would be smaller.

The number of transistors required for such logic gates is either  $n + 4$  or  $n + 3$  for an  $n$ -input gate. A problem that occurs with such gates is that the clock frequency must be long enough to allow for the slowest gate to evaluate. Thus fast gates tend to evaluate quickly and the remainder of the cycle is “dead time.” Other system-design problems arise when trying to distribute four or more clocks and synchronize them around a large chip.

It is also possible to use a four-phase clock as a general clocking technique for domino circuits. By using the appropriate logic gate, any combination of phases may be generated locally for circuits requiring different clocking strategies:  $clk_1$  may be used as a slave latch clock,  $clk_2$  the first-level logic evaluation,  $clk_3$  as the master latch clock, and  $clk_4$  as the second-level logic evaluation. This is shown in Fig. 5.81.




FIGURE 5.80 Four-phase logic—type B

### 5.5.15 Recommended Clocking Approaches

For first-time designs, where mostly static logic is to be used, the single-phase clocking scheme is probably preferable using fully self-contained static registers. For standard-cell and gate-array designs this will usually be the only option permitted. The clock-routing problem is minimal, especially in data-path designs. A two-phase clocking strategy is a little easier to work in the timing for RAMs, ROMs, and PLAs. In the past, the two-phase scheme was popular because it guaranteed latch behavior and worked well with small dynamic latches. In today's processes and circuits, cycle times are so short that guaranteeing the nonoverlap time for a two-phase clocking scheme over all process corners can cut significantly into the cycle time. In addition, the CMOS processes are extremely dense, thus obviating the need for the smallest latch possible. All of these trends lead one to consider only single-phase clocking for complex, high-speed CMOS circuits. Special clocks are normally generated using self-timed logic circuits. Alternative clocking schemes may be of utility in special situations.




FIGURE 5.81 Four-phase logic clocking method

### 5.5.16 Clock Distribution

Assuming that either a one- or two-clock system is chosen, the problem still exists of how to distribute the clock. If one counts up all the capacitance in the registers in a large CMOS design, it may well add up to over a  $1000pF$ . If this has to be driven in a small time and at a high repetition rate, the peak transient current and average dynamic current can be in the amp range. For example,

$$V_{DD} = 5V$$

$$C_{register} = 2000pF \text{ (20K register bits @ } .1pF)$$

$$T_{clock} = 10 \text{ ns}$$

$$T_{rise/fall} = 1 \text{ ns}$$

$$I_{peak} = C \frac{dv}{dt} = \frac{2000 \times 10^{-12} \times 5}{1.0 \times 10^{-9}} = 10A$$


$$P_d = CV_{DD}^2 f = 2000 \times 10^{-12} \times 25 \times 100 \times 10^6 \\ = 5 \text{ watts.}$$

Two main techniques are used:

- a single large buffer.
- a distributed-clock-tree approach.

With the first approach, a single buffer (i.e., cascaded inverters) is used to drive a global clock that feeds all modules. The geometric aspects of this approach involve ensuring that a low-skew clock is fed to all modules on the chip. Approaches for achieving this are discussed in the next section. The distributed-clock-tree method constructs a tree of clock buffers with some suitable geometry such that modules that communicate with each other receive well-defined and well-behaved clocks. For instance, Fig. 5.82 shows an example of a clock tree that drives a datapath (e.g., a FIR filter). The leaves of the clock tree feed n-bit datapaths. Either the delay to each datapath can be carefully simulated and matched or the distribution of the clock can be arranged so that any  $RC$  delay occurs in a safe slew direction (i.e., opposite to the direction of data flow).

The first approach (i.e., a single buffer) is preferred in designs that have a large number of diverse modules that have no discernable structured routing approach (i.e., a microprocessor or digital signal processor). Some examples of clock buffer layout options for this style are given in the next section. The second approach is more suitable for highly structured DSP structures such as FIR filters. In general, one is just trading one style of design for another. In the end the design must be engineered in a detailed manner—there is no such thing as a design-free clocking strategy in today's high-performance processes.




**FIGURE 5.82** Clock-tree layout

## 5.6 I/O Structures

Of all the CMOS circuit structures that will be covered in this text, I/O structures require the most amount of circuit-design expertise in association with detailed process knowledge. Thus it is probably inappropriate for a system designer to contemplate I/O pad design. Rather, well-characterized library functions should be used for whatever process is being used. The following section will summarize some basic design options for I/O pads.


### 5.6.1 Overall Organization

Pad size is defined usually by the minimum size to which a bond wire can be attached. This is usually of the order of 100 to 150 $\mu$  square. The spacing of pads is defined by the minimum pitch at which bonding machines can operate. This tends to be in the 150–200 $\mu$  range (Fig. 5.83a). Extremely high pad counts may be achieved by interdigitating pads as shown in Fig. 5.83(b). Pads are usually designed to be “core-limited” or “pad-limited.” In the



**FIGURE 5.83** I/O pad options: (a) pad spacing; (b) interdigitated pads; (c) core limited pads; (d) pad limited pads; (e) solder bump I/O

former, shown in Fig. 5.83(c), the internal core of the chip determines the size of the chip, so thin pads are required. The I/O circuitry is placed on either side of the pad. A pad-limited version is shown in Fig. 5.83(d). Here the I/O circuitry is placed toward the center of the chip. Finally, Fig. 5.83(e) shows an option that is available in some processes where I/O pads may be placed anywhere on the chip. This technology works by plating the pads with solder bumps and then inverting the chips and reflow-bonding them to a substrate. Figure 5.84 illustrates some of these concepts in more detail. A variety of placement of components is shown. Power- and ground-bus widths may be calculated from a worst-case estimate of the power dissipation of a die and from a consideration of providing good supply voltages. Multiple power and ground pads may be used to reduce noise. Some designers advocate placing the lowest circuit voltage ( $V_{SS}$ ) as the outermost track. With these points in mind, a frame generation program may be easily constructed. This takes a simple description of the pad ordering and produces a



**FIGURE 5.84** More detailed pad layouts showing various relationships of power buses, pad, and transistors

finished pad frame. A typical description might be as follows:

- LEFT:
  - INPUT A;
  - INPUT B;
- TOP:
  - VDD VDD;
  - INPUT C;
- RIGHT:
  - OUTPUT Z;
  - OUTPUT Y;
- BOTTOM:
  - OUTPUT W;
  - VSS VSS;

The resulting I/O frame is shown in Fig. 5.85(a).




FIGURE 5.85 I/O frame generation example

### 5.6.2 $V_{DD}$ and $V_{SS}$ Pads

These pads are easily designed and consist of a sandwich of the metal pad layers connected to the appropriate bus. A nonplanarity arises at one of the power pads. A two-level metal process affords good crossovers, providing that a large number of vias are used in the connection. This is shown in Fig. 5.85(b).

### 5.6.3 Output Pads

First and foremost, an output pad must have sufficient drive capability to achieve adequate rise and fall times into a given capacitive load. If the pad drives non-CMOS loads, then any required DC characteristics must also be met. In this discussion we will concentrate on pads to drive CMOS loads. Given a load capacitance and target rise and fall time, the output transistor sizes may be calculated from the equations derived in Chapter 4. One then generally needs buffering to present a lower load to the internal circuitry. As previously discussed, an inter-stage ratio of between 2 and 10 is optimal for speed. Generally, in a pad, an  $n$ -stage ( $n$  is even) inverter circuit is used to result in a noninverting output stage.

Because large transistors typically are used and I/O currents are high, the susceptibility to latch-up is highest in I/O structures. In particular, latchup will occur when transients rise above  $V_{DD}$  or below  $V_{SS}$ . These conditions are most likely to occur at I/O pads due to the interface to external circuitry. Hence, the layout guidelines given in Chapter 3 should be used. This means separating n- and p-transistors and using the appropriate guard rings tied to the supply rails. If possible the I/O output transistors (i.e., those whose drains connect directly to external circuitry) should be doubly guard-

ringed. This means that an n-transistor should be encircled with a  $p^+$  connection connected to  $V_{SS}$  and an  $n^+$  in an n-well connected to  $V_{DD}$ . The p output transistor should be encircled with a  $p^+$  ring connected to  $V_{DD}$  and an  $n^+$  connected to the substrate and  $V_{SS}$ . The rings should be continuous in diffusion and strapped with metal where possible. Polysilicon can not be used as a crossover because it breaks the continuity of the diffusion rings. In addition to the double guard rings, if possible dummy collectors consisting of  $p^+$  connections to  $V_{SS}$  and  $n^+$  in n-well connections to  $V_{DD}$  should be placed between the I/O transistors and any internal circuitry. The dummy collectors and guard rings serve to reduce the stray carriers injected into the substrate when the drain diodes are forward-biased. The I/O transistors should have their sources connected to the "dirty"  $V_{SS}$  and  $V_{DD}$  connections of the chip; that is, connections from the power supplies that solely feed the I/O transistors. Where possible, separate internal  $V_{DD}$  and  $V_{SS}$  supply connections should be made to internal circuitry. The dirty and clean  $V_{SS}$  signals should be single-point connected (at the bond pad). All  $V_{DD}$  and  $V_{SS}$  connections should be ohmically connected in metal. The I/O transistors should be constructed from paralleled smaller transistors. In nonsilicided processes this alleviates any  $RC$  delay down long gate lines. In addition, it allows parallel metal connections to be made to the I/O transistor to avoid metal migration problems. The I/O transistors often have gates longer than normal to improve the avalanche breakdown characteristics. In an output pad or bidirectional pad these transistors form the output driver transistors.

When driving TTL loads with CMOS gates, the different switching thresholds have to be considered. The  $V_{IL}$  of a TTL gate is 0.4 volts; the  $V_{OL}$  of a CMOS gate is 0 volts. Thus we have no problem in this respect. The  $V_{IH}$  for a TTL gate is 2.4 volts. The  $V_{OH}$  for a CMOS gate is 5 volts (for a 5-volt supply), and hence there is no problem here. In the low state, the CMOS buffer must be capable of "sinking" 1.6 mA for a standard TTL load with a  $V_{OL}$  of <.4 volts. For typical driver transistors, this is usually not a problem.

#### 5.6.4 Input Pads

In an input buffer, the first stage is connected directly to external circuitry. This means that the gate of an n- and/or p-transistor may experience voltages beyond the normal operating range for the CMOS process. The gate connection of an MOS transistor has a very high input resistance ( $10^{12}$  to  $10^{13}$  ohms). The voltage at which the oxide punctures and breaks down is about 40–100 volts. The voltage that can build up on a gate may be determined from

$$V = \frac{I\Delta t}{C_g}, \quad (5.13)$$


where

- $V$  = the gate voltage
- $I$  = the charging current
- $\Delta t$  = the time taken to charge the gate
- $C_g$  = the gate capacitance.

Thus if  $I = 10 \mu A$ ,  $C_g = .03 pF$ , and  $\Delta t = 1 \mu s$ , the voltage that appears on the gate is approximately 330 volts. Usually a combination of a resistance and diode clamps (electrostatic protection) are used to limit this potentially destructive voltage. A typical circuit is shown in Fig. 5.86. Clamp diodes  $D_1$  and  $D_2$  turn on if the voltage at node  $X$  rises above  $V_{DD}$  or below  $V_{SS}$ . Resistor  $R$  is used to limit the peak current that flows in the diodes in the event of an unusual voltage excursion. Values anywhere from  $200 \Omega$  to  $3 K\Omega$  are used. This resistance, in conjunction with any input capacitance,  $C$ , will lead to an  $RC$  time constant, which must be considered in high-speed circuits. Preferences on the resistor construction have changed over time. Polysilicon resistors used to be used. Current protection structures tend to use a tub resistor (p-diff in an n-well process). Clamping diodes are formed by using  $n^+$  in substrate and  $p^+$  in n-well diffusions. As with I/O transistors these must be doubly guard-ringed because they are diffusions that can be forward-biased by external over- or under-shoots. A popular alternative is to use the drains of the I/O transistors. In an input-only pad the transistor has its gate tied to  $V_{SS}$  while the gate of the p-transistor is tied to  $V_{DD}$ . A little series-diffusion resistance in the I/O transistors can improve their breakdown characteristics. Figure 5.87 shows an illustrative input pad that embodies these guidelines.

In an n-well process, all n-device I/O circuitry can be designed. In this case  $n^+$ -diffused protection resistors, as well as n “punch-through” devices, may be used. A punch-through device has closely spaced source and drain diffusions but no gate. The device affords protection by “avalanching” at around 50V. No wells need be included in this type of I/O.<sup>74</sup>

The input buffer is normally constructed with gate lengths longer than normal to aid the breakdown characteristics. It is followed by a number of



**FIGURE 5.86** Input pad electrostatic discharge (ESD) protection





FIGURE 5.87 Input pad symbolic layout showing important features

stages sufficient to drive the internal load. The switching threshold of the input buffer is of importance when being driven by non-CMOS circuitry. For instance, when interfacing TTL logic to CMOS, it is advantageous to place the switching point of the input inverter in the middle of the TTL switching range. For TTL  $V_{OL} = 0.4$  volts and  $V_{OH} = 2.4$  volts. Thus the switching point should be set near 1.4 volts. This is achieved by ratioing the inverter




**FIGURE 5.88** Various clock driver options: (a) a single driver; (b) a four-sided approach; (c) the “down the center” approach

transistors or using a differential pair with one input connected to the input while the other is connected to a reference voltage. Alternatively, the TTL output can use an additional resistor connected to the 5-volt supply to improve the TTL  $V_{OH}$  (the only trouble with this is trying to convince the board designers to do it; i.e., it is fairly impractical). The chip solution to this is to include a resistor inside the pad in the form of a p-transistor tied to  $V_{DD}$ .


Clock buffers are a particularly stringent case of input buffers. They usually have very high internal loading and have to provide extremely fast rise and fall times. The chip layout for a moderately sized clock buffer is shown in Fig. 5.88(a). Here the clock buffer is straddled by a power-and-ground pad (or even two power-and-ground pads), which supply power to the clock buffer alone. Because there may be a significant delay between the input clock pad and the on-chip clock, an early clock may be picked off to drive any registered pad (see below) or a PLL might be employed. An alternative clock-driver strategy is shown in Fig. 5.88(b).<sup>75</sup> In this design, four tristate clock drivers are placed in the middle of each pad side. This distributes the clock drive while minimizing the distance between the clock driver and any internal circuitry. This in turn reduces any possible  $RC$  clock delay. One final clock buffer strategy is shown in Fig. 5.88(c).<sup>76</sup> Here the clock driver is placed in the center of the chip and extends the entire width of the chip. The output p-device in this structure is 10 inches long! This strategy resulted in the ability to drive a 200 MHz clock across the chip with less than 0.5 ns skew. In addition, the clock is designed to radiate out from the center of the chip in concert with the data so that the relative skew between data and clock is minimized. As evidenced by these examples, clock-buffer design can not be treated as an afterthought. The design of the clock distribution must be considered from the commencement of the chip design. There is little magic to ensuring a good clock-distribution network other than applying the basic electrical engineering theory described in Chapter 4.

### 5.6.5 Tristate and Bidirectional Pads

The circuit of a tristate buffer is shown in Fig. 5.89(a). By merging an input pad and a tristate pad, a bidirectional pad may be constructed. This is illustrated in Fig. 5.89(b). Many times, to reduce library maintenance a single bidirectional pad that can be discretionarily wired to yield an input, an output, a tristate-output, or bidirectional pad is supplied. To reduce the design costs, most pad libraries use a common power-bus/protection structure that includes dirty power and ground, guard-ringed I/O driver transistors/protection diodes, and a series input resistor. All remaining circuitry is placed either at the side or toward the center of the chip. Figure 5.90 shows a symbolic view of a typical I/O pad. This is also shown in Plate 4.



(a)



(b)

TRUTH TABLE

OE	D	N	P	OUT
0	X	0	1	Z (high impedance)
1	0	1	1	0
1	1	1	0	1

**FIGURE 5.89** A tristate pad (a) and a bidirectional pad (b)


### 5.6.6 Miscellaneous Pads

Many times, pads other than input, output, tristate, or bidirect are required. In this section some of these will be examined.

If a pad has to have a pull-up or pull-down included (for instance to allow the discretionary wiring of a pad), this may be achieved by using a long p- or n-transistor. The required length may be calculated from the desired pull-up/pull-down current. The gates may have to be conditionally turned off to allow for static DC testing. Because these transistors have drains connected to the outside world, these structures should be doubly guard-ringed the same as I/O transistors.


To achieve low setup and hold times for a chip, latches or registers are frequently included with a pad. This alleviates any internal delay that might result if the pad were allowed to drive the input into the chip to an internal storage element. Similarly, to achieve low clock-to-output delays registers might be included in output pads.

Fast-rising output pulses of large amplitude have spectrums well into the UHF range. This can generate interference in radios, cellular telephones, and television sets. In situations where low Radio Frequency Interference



**FIGURE 5.90** Symbolic layout for a bidirectional pad

(RFI) is required (i.e., television sets) the basic approach is to reduce the level of the high-order harmonics. A popular approach is to use controlled-slew-rate pads. Here the rise/fall time of the I/O pad is artificially limited to a value that does not impact normal circuit performance. In addition, reducing the I/O swing directly reduces the level of higher order harmonics. Another approach uses a 1-volt signal combined with special pad drivers and receivers to reduce the level of RFI.<sup>77</sup>



**FIGURE 5.91** CMOS Schmitt trigger circuit

Frequently, hysteresis is required on an input pad so that a clean edge is generated by a slowly varying input. A Schmitt trigger may be used for this function. The circuit diagram of a CMOS Schmitt trigger is shown in Fig. 5.91. It works by switching at a different threshold on rising and falling edges.

### 5.6.7 ECL and Low Voltage Swing Pads

Reducing the voltage swing on pads can also aid in the construction of very fast pads. By using ECL levels, very fast CMOS I/O buffers have been demonstrated.<sup>78,79,80</sup> In one case, specially designed pads actively measure the impedance of the external lines they are driving and automatically match the I/O pad driver to this impedance to reduce reflections.<sup>81</sup>

Figure 5.92 shows the circuitry used in an automatic impedance control CMOS pad that operates at ECL levels.<sup>82</sup> The output driver is composed of a programmable pull-up and pull-down structure comprised of exponentially sized n-transistors. By enabling certain drive transistors, the series impedance driving an external transmission line can be set. The receiver is a differential receiver biased to switch at half the ECL supply. The resistors are diffusion devices. The buffered output of the receiver is fed to the chip and to a set of sample registers that are enabled two inverter delays in time apart. These registers may be used as a discrete time-sampling mechanism to measure the return time of a reflected signal. The output pad is pulsed and cycled through its impedance range, and the return signal time is measured by the sample registers. The correct setting of the output-pad impedance may then be determined by finding the point where the highest derivative in sample-bit position occurs. The pads on a chip are accessed by Boundary Scan techniques to load impedance values, unload the sample register, and drive the outputs. Such a pad occupies  $930\mu$  by  $150\mu$  in a  $0.8\mu$  process. The driver consumes  $10\text{ mW} + 2\text{ mW}/100\text{ MHz}$ , driving a  $50\text{-}\Omega$  transmission line with a 1-volt supply. A photograph of a portion of a test chip employing these pads is shown in Plate 5.





FIGURE 5.92 ECL I/O pad

Another approach to fast low voltage swing chip I/O is shown in Fig. 5.93. This is termed GTL after the inventor, Gunning.<sup>83</sup> Figure 5.93(a) shows two chips utilizing the technique. The bus uses a transmission line with 50Ω termination resistors to a termination voltage of about 1.2 volts. The output driver is an open-drain n pull-down transistor. The input circuit is a differential receiver. Figure 5.93(b) shows an output driver that includes circuitry to limit overshoot, and reduce the turn-off  $di/dt$ . The  $V_{OL(max)}$  is around 0.4V. Figure 5.93(c) shows the input buffer which employs a differential amplifier referenced to an external reference voltage,  $V_{ref}$ , which is set to 0.8V. This technique has been used in systems with wide (72 bit) high speed buses.


## 5.7 Low-power Design

Low-power design with high performance, for battery-operated portable systems, is a strong direction for CMOS system design. In this section we will summarize some of the techniques for achieving low power while maintaining




two or more interconnected chips

(a)



(b)



(c)

**FIGURE 5.93** GTL I/O strategy: (a) chip-to-chip connection; (b) output driver; (c) input receiver

performance. This is based on the principles presented so far in this book and on research carried out at the University of California, Berkeley, and elsewhere.<sup>84</sup>

As we have discovered, the power dissipated by a CMOS circuit is the sum of the static power ( $P_s$ ), the dynamic power ( $P_d$ ), and the short-circuit power ( $P_{sc}$ ).  $P_s$  may be reduced to that due to leakage, if any circuits that draw DC power such as pseudo-nMOS circuits are eliminated. The dynamic power is dependent on the supply voltage, the stray capacitance, and the fre-

quency of operation. The supply voltage has the greatest effect, so reducing it, in turn, has a large effect on reducing power dissipation. This can be achieved by using an overall lower supply voltage (2.7–3 V is common in battery-operated equipment). This comes at a price in speed. Local supply reductions may be possible where circuitry is not operating at full speed. The stray capacitance may be reduced by using the smallest number of transistors to implement a function. In Chandrakasan et al.,<sup>85</sup> it was found that a static pass gate logic family with reduced threshold voltages was a good performer (see Section 5.4.6). This family retains the advantages of static design while reducing the transistor count substantially. The final parameter that affects speed is the frequency of operation of the circuit. Often, by employing parallelism, it is possible to operate at a lower frequency. While this may increase the area, the overall effect might be lower power dissipation (i.e., the reduction in supply voltage is quadratic, while the speed is inversely proportional to supply voltage).<sup>86,87</sup>

Power-down modes are important for lower power applications. This necessitates techniques for gracefully halting processing and restoring state if necessary when the circuit powers up. An example of one thing to watch is the length of the clock line that remains clocking during power down. It should be stopped as close as possible to the clock pad. A clock line traversing a chip can add appreciably to the power-down current.

In summary, for low-power design one should use the lowest supply voltage and operating frequency consistent with achieving the required performance.

## 5.8 Summary

---

In this chapter some alternative CMOS logic circuits have been discussed. The layout and circuit design of CMOS gates was then treated. Clocking strategies were outlined indicating suitable memory elements and logic structures. Finally, the basics of I/O design were covered. Using this material as a base, Chapter 8 will examine some useful subsystems that use a variety of the techniques discussed in this chapter.

## 5.9 Exercises

---

In the following exercises, use either the process parameters given at the end of Chapter 2 and hand calculations or an appropriate simulator. Estimate routing capacitance where possible.

1. Design a 32-input NOR gate that is optimized for

- speed
- density

using gate-array complementary logic cells (i.e., NAND, NOR, INV, AOI, OAI), with  $W_n = 50\mu$ ,  $L_n = 1\mu$ ,  $W_p = 50\mu$ ,  $L_p = 1\mu$ .

2. Redesign the 32-input NOR gate for a standard-cell chip where the increment in transistor size is  $5\mu$  but the p-to-n width ratio is fixed at 1. What improvements can you make if the increment is  $1\mu$  and n- and p-transistors can assume any width (i.e., a custom approach)?
3. Design a pseudo-nMOS gate that implements the function  $F = -(C.(A + B + C) + (D.E.F))$ .
4. Using the sea-of-gates base array in Fig. 5.17, design the layout metallization and contacts for the resettable  $D$  register shown in Fig. 5.57(a).
5. A chain register employing alternate n- and p-channel pass transistors clocked with a common clock is shown in Fig. 5.72(c). Explain how it works and what are the advantages and limitations of such a register.
6. What limits the  $V_{DD}$ -supply voltage level in a given CMOS technology (i.e., how low can you set it and how high can you set it)? Explain what you would expect the effect of these two extremes to be on internal CMOS circuits. Suggest situations where both of these extremes might be of use.
7. Design a pass-transistor network that implements the sum function for an adder:

$$S = A.B.C + A.-B.-C + -A.-B.C + -A.B.-C$$

8. Design a CVSL gate for the function in the previous exercise.
9. Explain the terms “setup time” and “hold time” in relation to a CMOS  $D$  register. If the clock is delayed to a register with regard to the data input, which of these parameters varies and how?
10. Explain how you might estimate and plan the clock-distribution scheme in a chip. Summarize the parameters that are relevant and show how your scheme deals with these.
11. Summarize the approaches you would take to reduce the power dissipation of a CMOS chip that is destined for a palmtop computer.

12. For the Boolean Function Unit shown in Fig. 5.35(d) with the feedback connection inserted, design the sizes of all transistors in the gate including inverters driving signals  $P_1$ – $P_4$  and the output inverter. Assume that  $3\beta_p = \beta_n$  and that the p pull-up is a minimum p-device.
13. Derive the transistor ratios for a pseudo-nMOS NOR gate library for a 3V CMOS process where the  $V_{OL}$  noise margin is .2V (assume that  $V_{in} = 0.5V$  and  $V_{tp} = 0.5V$ ) using the bias circuit shown in Fig. 5.27.
14. A lower power chip has a clock of 12 MHz. In the power-down mode, the clock driver drives 5 mm of metal wire  $2\mu$  wide. If the area capacitance of metal is  $60 \text{ aF}/\mu^2$ , what is the power-down dissipation, assuming this is the dominant term? What is the dissipation if the wire is reduced to  $50\mu$ ?
15. Three current starved inverters are cascaded in a PLL VCO. What kind of inverters would you use to achieve the maximum operating frequency? Explain and/or demonstrate by simulation your proposal.

## 5.10 References

1. T. Uehara and W. M. van Cleemput, "Optimal layout of CMOS functional arrays," *IEEE Transactions on Computers*, vol. C-30, no. 5, May 1981, pp. 305–311.
2. T. Uehara and W. M. van Cleemput, *op. cit.*
3. Omar Wing, "Interval-graph based circuit layout," *Proceedings, IEEE International Conference on Computer Aided Design*, Santa Clara, Calif.: 1983, pp. 84–85.
4. O. Wing, "Automated gate-matrix layout," *Proc. IEEE International Symposium on Circuits and Systems*, 1982, Rome, Italy, pp. 681–685.
5. Shuo Huang and Omar Wing, "Gate matrix partitioning," *IEEE Transactions on CAD*, vol. 8, no. 7, Jul. 1989, pp. 756–767.
6. Shuo Huang and Omar Wing, "Improved gate matrix layout," *IEEE Transactions on CAD*, vol. 8, no. 8, Aug. 1989, pp. 875–889.
7. Yu Hen Hu and Sao-Jie Chen, "GM Plan: A Gate Matrix Layout Algorithm Based on Artificial Intelligence Planning Techniques," *IEEE Transactions on CAD*, vol. 9, no. 8, Aug. 1990, pp. 836–845.
8. Sung Mo Kang, "A design of CMOS polycells for LSI circuits," *IEEE Transactions on Circuits and Systems*, vol. CAS-28, no. 8, Aug. 1981, pp. 838–843.
9. C. M. Lee, B. R. Chawla, and S. Just, "Automatic generation and characterization of CMOS polycells," *IEEE/ACM Proceedings of the 18th Design Automation Conference*, June 1981, Nashville, Tenn., pp. 220–224.
10. M. A. Brown, M. J. Gasper, J. W. Eddy, and K. D. Kolwicz, "CMOS cell arrays—an alternative to gate arrays," *Proceedings of the Custom Integrated Circuit Conference*, May 1983.
11. M. Shoji, "FET scaling in domino CMOS gates," *IEEE Journal of Solid State Circuits*, vol. SC-20, no. 5, Oct. 1985, pp. 1067–1071.

12. Bernhard Hoppe, Gerd Nevendorf, Doris Schmitt-Landsiedel, and Will Specks, "Optimization of high-speed CMOS logic circuits with analytical models for signal delay, chip area, and dynamic power dissipation," *IEEE Transactions on Computer-Aided Design*, vol. 9, no. 3, Mar. 1990, pp. 236–247.
13. Tohru Furuyama, Yohji Watanabe, Takashi Ohsawa, and Shigeyoshi Watanabe, "A new on-chip voltage converter for submicrometer high-density DRAMs," *IEEE JSSC*, vol. SC-22, no. 3, June 1987, pp. 437–441.
14. Rosalyn B. Ritts, Prasad A. Raje, James D. Plummer, Krishna C. Saraswat, and Kit M. Cham, "Merged BiCMOS logic to extend the CMOS/BiCMOS performance crossover below 2.5-V supply," *IEEE JSSC*, vol. 26, no. 11, Nov. 1991, pp. 1606–1614.
15. Chih-Liang Chen, "2.5-V bipolar/CMOS circuits for 0.25- $\mu\text{m}$  BiCMOS technology," *IEEE JSSC*, vol. 27, no. 4, Apr. 1992, pp. 485–491.
16. Torkel Arnborg, "Performance predictions of scaled BiCMOS gates using physical simulation," *IEEE JSSC*, vol. 27, no. 5, May 1992, pp. 754–760.
17. Muhammad S. Elrabaa and Mohamed I. Elmasry, "Design and optimization of buffer chains and logic circuits in a BiCMOS environment," *IEEE JSSC*, vol. 27, no. 5, May 1992, pp. 792–801.
18. Samir S. Rofail and Mohamed I. Elmasry, "Analytical and numerical analyses of the delay time of BiCMOS structures," *IEEE JSSC*, vol. 27, no. 5, May 1992, pp. 834–839.
19. Wen Fang, Arthur Brunnschweiler, and Peter Ashburn, "An accurate analytical BiCMOS delay expression and its application to optimizing high-speed BiCMOS circuits," *IEEE JSSC*, vol. 27, no. 2, Feb. 1992, pp. 191–202.
20. Takayasu Sakurai, "A unified theory for mixed CMOS/BiCMOS buffer optimization," *IEEE JSSC*, vol. 27, no. 7, Jul. 1992, pp. 1014–1019.
21. Hyun J. Shin, "Full-swing BiCMOS logic circuits with complementary emitter-follower driver configuration," *IEEE JSSC*, vol. 26, no. 4, Apr. 1991, pp. 578–584.
22. Kenji Sakaue, Yasuro Shobatake, Masahiko Motoyama, Yoshinari Kumaki, Satoru Takatsuka, Shigeru Tanaka, Hiroyuki Hara, Kouji Matsuda, Shuji Kitaoka, Makoto Noda, Youichiro Niitsu, Masayuki Norishima, Hiroshi Momose, Kenji Maeguchi, Manabu Ishibe, Shoichi Shimizu, and Toshikazu Kodama, "A 0.8- $\mu\text{m}$  BiCMOS ATM switch on an 800-Mb/s asynchronous buffered Banyan network," *IEEE JSSC*, vol. 26, no. 8, Aug. 1991, pp. 1133–1144.
23. Hiroyuki Hara, Takayasu Sakurai, Makoto Noda, Tetsu Nagamatsu, Katsuhiro Seta, Hiroshi Momose, Youichiro Niitsu, Hiroyuki Miyakawa, and Yoshinori Watanabe, "A 0.5- $\mu\text{m}$  2M-Transistor BiPNMOS channelless gate array," *IEEE JSSC*, vol. 26, no. 11, Nov. 1991, pp. 1615–1620.
24. Satoru Aikawa, Yasuhisa Nakamura, and Hitoshi Takanashi, "Multipurpose high-coding-gain 0.8- $\mu\text{m}$  BiCMOS-VLSI's for high-speed multilevel trellis-coded modulation," *IEEE JSSC*, vol. 26, no. 11, Nov. 1991, pp. 1700–1707.
25. Kazuo Yano, Mitsuru Hiraki, Shiji Shukuri, Yasuo Onose, Mitsuru Hirao, Nagatoshi Ohki, Takashi Nishida, Koichi Seki, and Katsuhiro Shimohigashi, "Quasi-complementary BiCMOS for sub-3-V digital circuits," *IEEE JSSC*, vol. 26, no. 11, Nov. 1991, pp. 1708–1719.
26. S. H. K. Embabi, A. Bellaouar, M. I. Elmasry, and R. A. Hadaway, "New full-voltage-swing BiCMOS buffers," *IEEE JSSC*, vol. 26, no. 2, Feb. 1991, pp. 150–153.

27. Chung-Yu Wu, Jinn-Shyan Wang, and Ming-Kai Tsai, "The analysis and design of CMOS multidrain logic and stacked multidrain logic," *IEEE JSSC*, vol. SC-22, no. 1, Feb. 1987, pp. 47–56.
28. Siegfried K. Wiedmann, "Advancements in bipolar VLSI circuits and technologies," *IEEE JSSC*, vol. SC-19, no. 3, June 1984, pp. 282–291.
29. Mark G. Johnson, "A symmetric CMOS NOR gate for high speed applications," *IEEE JSSC*, vol. SC-23, no. 5, Oct. 1988, pp. 1233–1236.
30. Kenneth J. Schultz, Robert J. Francis, and Kenneth C. Smith, "Ganged CMOS: trading standby power for speed," *IEEE JSSC*, vol. SC-25, no. 3, June 1990, pp. 870–873.
31. Kenneth J. Schultz, et al., *op. cit.*
32. Yasoji Susuki, Kaichiro Odagawa, and Toshio Abe, "Clocked CMOS calculator circuitry," *IEEE JSSC*, vol. SC-8, no. 6, Dec. 1973, pp. 462–469.
33. Takayasu Sakurai, Kazutaka Nogami, Masakazu Kakumu, and Tetsuya Iizuka, "Hot-carrier generation in submicrometer VLSI environment," *IEEE JSSC*, vol. SC-21, no. 1, Feb. 1986, pp. 187–191.
34. Damu Radhakrishnan, Sterling R. Whitaker and Gary K. Maki, "Formal design procedures for pass transistor switching circuits," *IEEE JSSC*, vol. SC-20, no. 2, Apr. 1985, pp. 531–536
35. Damu Radhakrishnan, et al., *op. cit.*
36. C. A. Mead and L. Conway, *Introduction to VLSI Systems*, Reading, Mass.: Addison-Wesley, 1980.
37. Guy L. Steele, Jr., "Common Lisp—The Language," Burlington, Mass.: Digital, 1984, pp. 222–223.
38. R. H. Krambeck, Charles M. Lee, and Hung-Fai Stephen Law, "High speed compact circuits with CMOS," *IEEE JSSC*, vol. SC-17, no. 3, June 1982, pp. 614–619.
39. V. Friedman and S. Liu, "Dynamic logic CMOS circuits," *IEEE JSSC*, vol. SC-19, no. 2, Apr. 1984, pp. 263–266.
40. Nelson F. Gonclaves and Hugo J. DeMan, "NORA: a racefree dynamic CMOS technique for pipelined logic structures," *IEEE JSSC*, vol. SC-18, no. 3, June 1983, pp. 261–266.
41. C. M. Lee and E. W. Szeto, "Zipper CMOS," *IEEE Circuits and Systems Magazine*, May 1986, pp. 10–16.
42. L. G. Heller, W. R. Griffin, J. W. Davis, and N. G. Thoma, "Cascade voltage switch logic: a differential CMOS logic family," Proceedings of the IEEE International Solid State Circuits Conference, Feb. 1984, San Francisco, Calif., pp. 16–17.
43. Timothy A. Grotjohn and Bernd Hoefflinger, "Sample-set differential logic (SSDL) for complex high-speed VLSI," *IEEE JSSC*, vol. SC-21, no. 2, Apr. 1986, pp. 367–369.
44. Leo C. M. Pfenning, Wim G. J. Mol, Joseph J. Bastiens, and Jan M. F. Van Dijk, "Differential split-level CMOS logic for subnanosecond speeds," *IEEE JSSC*, vol. SC-20, no. 5, Oct. 1985, pp. 1050–1055.
45. Kan M. Chu and David I. Pulfrey, "Design procedures for differential cascode voltage switch circuits," *IEEE JSSC*, vol. SC-21, no. 6, Dec. 1986, pp. 1082–1087.
46. Thomas D. Simon, "A fast static CMOS NOR gate," in *Proceedings of the 1992 Brown/MIT Conference on Advanced Research in VLSI and Parallel Systems* (Thomas Knight and John Savage, eds.) Cambridge, Mass.: MIT Press, pp. 180–192.

47. Morton H. Lewin, *Logic Design and Computer Organization*, Reading, Mass.: Addison-Wesley, 1983, Chapter 3.
48. David Fan, C. Thomas Gray, William Fafrow, Thomas Hughes, Wentai Liu, and Ralph K. Cavin, "A CMOS parallel adder using wave pipelining," in *Proceedings of the 1992 Brown/MIT Conference on Advanced Research in VLSI and Parallel Systems* (Thomas Knight and John Savage, eds.) Cambridge, Mass.: MIT Press, pp. 147–164.
49. N. Ohwada, T. Kimura, and M. Doken, "LSIs for digital signal processing," *IEEE JSSC*, vol. SC-14, no. 2, Apr. 1979, pp. 221–239.
50. Shih-Lien Lu and Milos Ercegovic, "A novel CMOS implementation of double-edge-triggered flip-flops," *IEEE JSSC*, vol. 25, no. 4, Aug. 1990, pp. 1008–1010.
51. M. Afghahi and J. Yuan, "Double-edge-triggered D-flip-flops for high-speed CMOS circuits," *IEEE JSSC*, vol. 26, no. 8, Aug. 1991, pp. 1168–1170.
52. H. Jonathan Chao and Cesar A. Johnston, "Behavior analysis of CMOS D flip-flops," *IEEE JSSC*, vol. 24, no. 5, Oct. 1989, pp. 1454–1458.
53. Daniel W. Dobberpuhl, Richard T. Witek, Randy Allmon, Robert Anglin, David Bertucci, Sharon Britton, Linda Chao, Robert A. Conrad, Daniel E. Dever, Bruce Gieseke, Soha M. N. Hassoun, Gregory W. Hoepfner, Kathryn Kuchler, Maureen Ladd, Burton M. Leary, Liam Madden, Edward J. McLellan, Derrick R. Meyer, James Montanaro, Donald A. Priore, Vidya Rajagopalan, Sridhar Samudrala, and Sribalan Santhanam, "A 200-MHz 64-b Dual-Issue CMOS Microprocessor," *IEEE JSSC*, vol. 27, no. 11, Nov. 1992, pp. 1555–1567.
54. F. A. Gardner, "Charge-pump phase-locked loops," *IEEE Transactions on Communications*, vol. COM-28, Nov. 1980, pp. 1849–1858.
55. Kozaburo Kurita, Takashi Hotta, Tetsuo Nakano, and Nouaki Kitamura, "PLL-based BiCMOS on-chip clock generator for very high-speed microprocessor," *IEEE JSSC*, vol. 26, no. 4, Apr. 1991, pp. 585–589.
56. Deog-Kyoon Jeong, Gaetano Borriello, David A. Hoodges, and Randy H. Katz, "Design of PLL-based clock generation circuits," *IEEE JSSC*, vol. SC-22, no. 2, Apr. 1987, pp. 255–261.
57. Ian A. Young, Jeffrey K. Greason, and Keng L. Wong, "A PLL clock generator with 5–110 MHz of lock range for microprocessors," *IEEE JSSC*, vol. 27, no. 11, Nov. 1992, pp. 1599–1607.
58. Mark G. Johnson and Edwin L. Hudson, "A variable delay line PLL for CPU-coprocessor synchronization," *IEEE JSSC*, vol. 23, no. 5, Oct. 1988, pp. 1218–1223.
59. T. J. Chaney and F. U. Rosenberger, "Anomalous behavior of synchronizer and arbiter circuits," *IEEE Transactions on Computers*, vol. C-22, Apr. 1973, pp. 421–422.
60. Fred Rosenberger and Tomas J. Chaney, "Flip-flop resolving time test circuit," *IEEE JSSC*, vol. SC-17, no. 4, Aug. 1982, pp. 731–738.
61. Lance A. Glasser and Daniel W. Dobberpuhl, "The Design and Analysis of VLSI Circuits," Reading, Mass.: Addison-Wesley, 1985, pp. 360–365.
62. F. U. Rosenberger, private communication.
63. Stephen T. Flannagan, "Synchronization Reliability in CMOS Technology," *IEEE JSSC*, vol. SC-20, no. 4, Aug. 1985, pp. 880–882.
64. Harry J. M. Veendrick, "The behavior of flip flops used as synchronizers and prediction of their failure rate," *IEEE JSSC*, vol. SC-15, no. 2, Apr. 1980, pp. 169–176.

65. Jakob H. Hohl, Wendell R. Larsen, and Larry C. Schooley, "Prediction of error probabilities for integrated digital synchronizers," *IEEE JSSC*, vol. SC-19, no. 2, Apr. 1984, pp. 236–244.
66. Lee-Sup Kim and Robert W. Dutton, "Metastability of CMOS latch/flip flop," *IEEE JSSC*, vol. 25, no. 4, Aug. 1990, pp. 942–951.
67. Fred U. Rosenberger and Charles E. Molnar, "Comments on 'Metastability of CMOS latch/flip flop,'" *IEEE JSSC*, vol. 27, no. 1, Jan. 1992, pp. 128–130.
68. Robert W. Dutton, "Reply to Comments on 'Metastability of CMOS latch/flip flop,'" *IEEE JSSC*, vol. 27, no. 1, Jan. 1992, pp. 121–132.
69. Carver Mead and Lynn Conway, *Introduction to VLSI Systems*, Reading, Mass.: Addison-Wesley, 1980, Chapter 7.
70. Nelson F. Goncalves and Hugo J. DeMan, "NORA: a racefree dynamic CMOS technique for pipelined logic structures," *IEEE JSSC*, vol. SC-18, no. 3, June 1983, pp. 261–266.
71. David Renshaw and Choon How Lau, "Race-free clocking of CMOS pipelines using a single global clock," *IEEE JSSC*, vol. SC-25, no. 3, June 1990, pp. 766–769.
72. W. M. Penny and L. Lau, *MOS Integrated Circuits: Theory, Fabrication, Design and Systems Applications of MOS LSI*, New York: Van Nostrand, Reinhold; 1973, Chapter 5.
73. Neil Weste and Kamran Eshraghian, *Principles of CMOS VLSI Design, A Systems Perspective*, Reading, Mass.: Addison-Wesley, 1984, Chapter 5.
74. E. Fujishin, K. Garret, M. P. Louis, R. F. Motta, and M. D. Hartranft, "Optimized ESD protection circuits for high speed MOS/VLSI," *IEEE Proceedings of the Custom Integrated Circuits Conference*, May 1984, pp. 569–573.
75. Darius Tanksalvala, Joel Lamb, Michael Buckley, Bruce Long, Sean Chapin, Jonathon Lotz, Eric Delano, Richard Luebs, Keith Erskine, Scott McMullen, Mark Forsyth, Robert Novak, Tony Gaddis, Doug Quarnstrom, Craig Gleason, Eshan Rashid, Daniel Halperin, Leon Sigal, Harlan Hill, Craig Simpson, David Hollenbeck, John Spencer, Robert Horning, Hoang Tran, Thomas Hotchkiss, Duncan Weir, Donald Kipp, John Wheeler, Patrick Knebel, Jeffrey Yetter, and Charles Kohlhardt, "A 90 MHz RISC CPU designed for sustained performance," *Proceedings of the IEEE Solid State Circuits Conference*, Feb. 1990, San Francisco, Calif., pp. 52–53.
76. Dan Dobberpuhl, et al., "A 200-MHz 64-b Dual-Issue CMOS Microprocessor," *op. cit.*
77. Seigo Suzuki, Kiyoyuki Kawai, and Kunio Muramatsu, "A CMOS chip pair for digital TV," *IEEE JSSC*, vol. SC-22, no. 5, Oct. 1987, pp. 835–840.
78. Tom Knight and Alex Krymm, "A self-terminating low-voltage-swing CMOS output driver," *IEEE JSSC*, vol. 23, no. 2, Apr. 1988, pp. 457–464.
79. Hans-Jurgen Schumacher, Jan Dikken, and Evert Seevinck, "CMOS subnanosecond true-ECL output buffer," *IEEE JSSC*, vol. 25, no. 1, Feb. 1990, pp. 150–154.
80. Michel S. J. Steyaert, Wout Bijker, Pieter Vorenkmap, and Jan Sevenhans, "ECL-CMOS and CMOS-ECL interface in 1.2 $\mu$ m CMOS for 150MHz digital ECL data transmission systems," *IEEE JSSC*, vol. 26, no. 1, Jan. 1991, pp. 18–24.
81. H. B. Bakoglu, *Circuits, Interconnections and Packaging for VLSI*, Reading, Mass.: Addison-Wesley, 1990, Chapter 6.

82. André DeHon, Thomas Knight, and Thomas Simon, "Automatic Impedance Control," to appear in the Proceedings of the IEEE Solid State Circuits Conference, Feb. 1993, San Francisco, CA.
83. Bill Gunning, Leo Yuan, Trung Nguyen, and Tony Wong, "A CMOS Low-Voltage-Swing Transmission-Line Transceiver," *IEEE Proceedings of the International Solid State Circuits Conference*, Feb. 1992, San Francisco, Calif., pp. 58-59.
84. Anatha P. Chandrakasan, Samuel Sheng, and Robert W. Brodersen, "Low-power CMOS digital design," *IEEE JSSC*, vol. 27, no. 4, Apr. 1992, pp. 473-484.
85. Anatha P. Chandrakasan, et al., *op. cit.*
86. Anatha P. Chandrakasan, et al., *op. cit.*
87. D. Liu and C. Svensson, "Trading speed for low power by choice of supply and threshold voltages," *IEEE JSSC*, vol 28, no. 1, Jan. 1993, pp. 10-17.
88. Jiren Yuan and Christer Svensson, "High-Speed CMOS Circuit Technique," *IEEE JSSC*, vol. 24, no.1, Feb. 1989, pp. 62-70.

## ***Plate Captions***

- Plate 1** Cross section of a CMOS inverter in an n-well process
- Plate 2** nWell CMOS design rules
- Plate 3** Symbolic layouts for the CMOS inverter
- Plate 4** Symbolic layout for an I/O pad
- Plate 5** Chip microphotograph of CMOS ECL level automatic impedance controlled pads
- Plate 6** Three level metal standard cell symbolic layout
- Plate 7** Combinational adder mask layouts
- Plate 8** Mask layout for 6 transistor static RAM
- Plate 9** Metal3 standard cell layout for boundary scan tap controller
- Plate 10** 4-bit Manchester adder symbolic layout
- Plate 11** Representative symbolic layouts for filter tap datapath
- Plate 12** Chip microphotograph of Ghost Canceller chip
- Plate 13** Chip microphotograph of 6-bit flash A/D converter





Plate 1




Plate 2a






Plate 2b






Plate 3a







Plate 3b




Plate 3c




Plate 4




Plate 5




Plate 6





Plate 7




Plate 8




Plate 9




Plate 10




Plate 11




Plate 12




Plate 13