

US010679721B2

(12) United States Patent (10) Patent No.: US 10,679,721 B2
Kim et al. (45) Date of Patent: Jun. 9, 2020

(54) STRUCTURE AND METHOD FOR TESTING THREE - DIMENSIONAL MEMORY DEVICE

- (71) Applicant: **Yangtze Memory Technologies Co.**, (Continued)
 Ltd., Wuhan, Hubei (CN) (56) References Cited
- (72) Inventors: **Jong Jun Kim**, Hubei (CN); **Feng Pan**,

Hubei (CN); **Jong Seuk Lee**, Hubei (U.S. PATENT DOCUMENTS (CN); Zhenyu Lu, Hubei (CN);
Yongna Li, Hubei (CN); Lidong Song, Hubei (CN); Youn Cheul Kim, Hubei (CN); Steve Weiyi Yang, Hubei (CN); Simon Shi-Ning Yang, Hubei (CN)
- (73) Assignee: Yangtze Memory Technologies Co.,
Ltd., Wuhan (CN)
- $(*)$ Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 patent is extended or adjusted under 35 oTHER PUBLICATIONS
U.S.C. 154(b) by 0 days.
- (21) Appl. No.: 16/046,869
- (22) Filed: **Jul. 26, 2018**

(65) **Prior Publication Data**

(63) Continuation of application No.
 $PCT/CN2018/077754$, filed on Mar. 1, 2018.

(30) **Foreign Application Priority Data**

Mar. 8 , 2017 (CN) 2017 1 0134368

 (2006.01) (2006.01)

(51) Int. Cl.
 $GILC 29/00$ GIIC 29/50

(Continued)

(52) **U.S. Cl.** CPC $\frac{1}{2}$ GIIC 29/50 (2013.01); GIIC 29/025 (2013.01) ; GIIC 29/48 (2013.01); (Continued)

(45) Date of Patent:

(58) Field of Classification Search ??? G11C 29/025 ; G11C 2029/0401 ; G11C 2029/5002; H01L 21/76895;
(Continued)

FOREIGN PATENT DOCUMENTS

International Search Report and Written Opinion of the Interna tional Searching Authority directed to related International Patent Application No. PCT/CN2018/077754, dated May 10, 2018, with attached English-language translation; 10 pages.
(Continued)

US 2019/0057756 A1 Feb. 21, 2019
 $Primary Examiner - Uyen Smet$
 $(74) Atornev, Agent, or Firm - Sterne, Kessler,$ Related U.S. Application Data Goldstein & Fox P.L.L.C.

(57) ABSTRACT

Embodiments of structures and methods for testing three-
dimensional (3D) memory devices are disclosed. In one example, a 3D memory device includes a memory array structure, a peripheral device structure, and an interconnect layer in contact with a front side of the memory array structure and a front side of the peripheral device structure,
and a conductive pad at a back side of the memory array
structure and that overlaps the memory array structure. The
memory array structure includes a memory ar through array contact (TAC) extending vertically through at least part of the memory array stack , and a memory array contact. The peripheral device structure includes a test

(Continued)

132

Micron Ex. 1013, p. 1 Micron v. YMTC IPR2025-00119 Page 2

circuit. The interconnect layer includes an interconnect structure. The conductive pad, the TAC, the interconnect structure, and at least one of the test circuit and the memory array contact are electrically connected.

15 Claims, 10 Drawing Sheets

 (51) Int. Cl.

(52) U.S. Cl.

CPC .. H01L 21/76895 (2013.01); H01L 21/76898 (2013.01); **H01L 23/481** (2013.01); **H01L** 23/528 (2013.01); H01L 27/11526 (2013.01); H01L 27/11548 (2013.01); H01L 27/11556 (2013.01); **H01L 27/11573** (2013.01); **H01L** 27/11575 (2013.01); H01L 27/11582 (2013.01); GIIC 2029/0401 (2013.01); GIIC 2029/1202 (2013.01); G11C 2029/1204 (2013.01) ; G11C $2029/1206$ (2013.01); G11C

2029/5002 (2013.01); GIIC 2029/5602
(2013.01); HOIL 27/11551 (2013.01); HOIL 27/11578 (2013.01)

(58) Field of Classification Search CPC …………. H01L 21/76898; H01L 23/481; H01L 23/528; HOIL 27/11548; HOIL 27/11556; H01L 27/11575; H01L 27/11582 See application file for complete search history.

(56) References Cited

U.S. PATENT DOCUMENTS

FOREIGN PATENT DOCUMENTS

OTHER PUBLICATIONS

Office Action filed in CN201880005231, filed Apr. 17, 2020, with attached English-language translation; 5 pages.

* cited by examiner

FIG. 1

Micron Ex. 1013, p. 3 Micron v. YMTC IPR2025-00119

FIG. 2

Micron Ex. 1013, p. 4 Micron v. YMTC IPR2025-00119

Micron Ex. 1013, p. 5 Micron v. YMTC IPR2025-00119

FIG. 5

Micron Ex. 1013, p. 6 Micron v. YMTC IPR2025-00119

 $FIG. 6$

Micron Ex. 1013, p. 7 Micron v. YMTC IPR2025-00119

FIG. 7A

Micron Ex. 1013, p. 8 Micron v. YMTC IPR2025-00119

Micron Ex. 1013, p. 9 Micron v. YMTC IPR2025-00119

FIG. 7E

Micron Ex. 1013, p. 10 Micron v. YMTC IPR2025-00119

 $FIG. 7F$

FIG . 7G

FIG . 7H

Micron Ex. 1013, p. 11 Micron v. YMTC IPR2025-00119

FIG . 71

FIG , 7J

This application claims priority to PCT/CN2018/077754 parallel.
ed on Mar 1, 2018, which claims priority to Chinese In some embodiments, the CMOS structure includes a test filed on Mar. 1, 2018, which claims priority to Chinese In some embodiments, the CMOS structure includes a test
Patent Application No. 201710134368.0 filed on Mar. 8, circuit electrically connected to the metal layer. The 2017, the entire contents of which are incorporated herein by 10 circuit can include at least one of a memory array structure reference.

dimensional (3D) memory devices and testing methods thereof.

improving process technology, circuit design, programming According to some embodiments of the present disclo-
algorithm, and fabrication process. However, as feature sizes 20 sure, a method for forming a memory device is algorithm, and fabrication process. However, as feature sizes 20 of the memory cells approach a lower limit, planar process and fabrication techniques become challenging and costly. one or more memory array contacts is formed. A TAC
As a result, memory density for planar memory cells extending vertically through at least part of the memory

sure, a memory device includes a memory array structure, a 35 first dielectric layer at a front side of the memory array structure, a plurality of first contacts in the first dielectric layer, a plurality of conductive pads at a backside of the layer, a plurality of conductive pads at a backside of the plurality of second contacts, the plurality of metal patterns memory array structure, a complementary metal-oxide-
in the metal layer, and at least one of the one semiconductor (CMOS) structure, a metal layer including a 40 memory array contacts.

plurality of metal patterns at a front side of the CMOS In some embodiments, prior to forming a metal layer at a

structure, a second die plurality of second contacts in the second dielectric layer. The metal layer can be electrically connected to the test
The memory array structure includes a memory array stack, circuit. a through array contact (TAC) extending vertically through 45 In some embodiments, prior to forming a plurality of at least part of the memory array structure, and one or more conductive pads at a backside of the memory ar memory array contacts. The first dielectric layer and the a third contact (e.g., a TSV) is formed from the backside of second dielectric layer are joined face to face, such that the the memory array structure. At least one second dielectric layer are joined face to face, such that the memory array structure is above the CMOS structure, and memory array structure is above the CMOS structure, and conductive pads can be electrically connected to the TAC by one or more electrical connections are formed by at least the 50 the third contact. The at least one of th plurality of conductive pads, the TAC, the plurality of first conductive pads can be formed above the third contact.

contacts, the plurality of second contacts, the plurality of According to some embodiments of the presen metal patterns in the metal layer, and at least one of the one sure, a method for testing a memory device is disclosed. The or more memory array contacts.

contacts and at least one of the plurality of second contacts and plurality of first contacts in the first dielectric layer, a form a contact signal path. The one or more memory array plurality of conductive pads at a back contacts can include at least one of a word line contact and array structure, a CMOS structure, a metal layer including a a bit line contact. The plurality of conductive pads, the TAC, plurality of metal patterns at a fron a bit line contact. The plurality of conductive pads, the TAC, plurality of metal patterns at a front side of the CMOS the plurality of first contacts, the plurality of second con- ω_0 structure, a second dielectric lay tacts, the plurality of metal patterns in the metal layer, and plurality of second contacts in the second dielectric layer. the word line can be electrically connected to form a first one
of the memory array structure includes a memory array stack,
of the one or more electrical connections to test a plurality
of TAC extending vertically through of contact signal paths. The plurality of conductive pads, the memory array stack, and one or more memory array con-
TAC, the plurality of first contacts, the plurality of second 65 tacts. An input signal for testing a tes TAC, the plurality of first contacts, the plurality of second 65 tacts. An input signal for testing a test structure in the contacts, the plurality of metal patterns in the metal layer, memory device is received. The input contacts, the plurality of metal patterns in the metal layer, memory device is received. The input signal is transmitted and the bit line contact can be electrically connected to form to the test structure through a first

STRUCTURE AND METHOD FOR TESTING a second one of the one or more electrical connections to test
THREE-DIMENSIONAL MEMORY DEVICE a plurality of contact signal paths. In some embodiments, the a plurality of contact signal paths. In some embodiments, the plurality of contact signal paths are connected in series . In CROSS-REFERENCE TO RELATED some embodiments, at least some of the plurality of contact
APPLICATIONS 5 signal paths are connected in parallel. For example, one half signal paths are connected in parallel. For example, one half of the plurality of contact signal paths can be connected in

test circuit and a contact signal path test circuit. The memory array structure test circuit can include at least one of a BACKGROUND memory plane test circuit, a memory block test circuit, a bit
line test circuit, and a word line test circuit.
Embodiments of the present disclosure relate to three- 15 In some embodiments, the memory array stru

ereof. At least one of the plurality of conductive pads can be
Planar memory cells are scaled to smaller sizes by electrically connected to the TAC by the third contact.

memory array structure including a memory array stack and
one or more memory array contacts is formed. A TAC approaches an upper limit.
A 3D memory architecture can address the density limi- 25 dielectric layer is formed at a front side of the memory array stack of the memory array A 3D memory architecture can address the density limi- 25 dielectric layer is formed at a front side of the memory array
tation in planar memory cells. The 3D memory architecture structure. A plurality of first contacts ar includes a memory array and peripheral devices for control dielectric layer. A plurality of conductive pads are formed at ling signals to and from the memory array. is formed. A metal layer including a plurality of metal
BRIEF SUMMARY 30 patterns is formed at a front side of the CMOS structure. A 30 patterns is formed at a front side of the CMOS structure. A second dielectric layer is formed on the metal layer . A Embodiments of structures and methods for testing 3D plurality of second contacts are formed in the second dielectric memory devices are disclosed herein. emory devices are disclosed herein. tric layer. The first dielectric layer and the second dielectric According to some embodiments of the present disclo-
According to some embodiments of the present disclo-
layer are joine layer are joined face to face, such that the memory array structure is above the CMOS structure, and one or more electrical connections are formed by at least the plurality of conductive pads, the TAC, the plurality of first contacts, the

more memory array contacts. memory device includes a memory array structure, a first In some embodiments, at least one of the plurality of first 55 dielectric layer at a front side of the memory array structure, to the test structure through a first probe and a first electrical

> **Micron Ex. 1013, p. 13 Micron v. YMTC IPR2025-00119**

connection including one of the plurality of conductive pads, Moreover, such phrases do not necessarily refer to the same
one of the plurality of TACs, one of the plurality of first embodiment. Further, when a particular f contacts, one of the plurality of second contacts, one of the characteristic is described in connection with an embodi-
nurality of metal natterns in the metal layer, and at least one ment, it would be within the knowledge plurality of metal patterns in the metal layer, and at least one ment, it would be within the knowledge of a person skilled of the one or more memory array contacts. An output signal $\frac{1}{2}$ in the pertinent art to effe of the one or more memory array contacts. An output signal $\frac{5}{10}$ in the pertinent art to effect such feature, structure or is received from the test structure through a second probe characteristic in connection with is received from the test structure through a second probe characteristic in connection with and a second electrical connection including one of the whether or not explicitly described. plurality of conductive pads, one of the plurality of TACs, In general, terminology may be understood at least in part one of the plurality of the plurality of from usage in context. For example, the term "one or more" one of the plurality of first contacts, one of the plurality of from usage in context. For example, the term "one or more" second contacts, one of the plurality of metal patterns in the 10 as used herein, depending at leas metal layer, and at least one of the one or more memory
array contacts. A characteristic of the test structure in the a singular sense or may be used to describe combinations of array contacts. A characteristic of the test structure in the a singular sense or may be used to describe combinations of memory device is determined based on the input signal, the features, structures or characteristics i

one of a contact signal path comprising at least one of the usage, depending at least in part upon context. In addition, plurality of first contacts and at least one of the plurality of the term "based on" may be understoo second contacts array structure of the memory array structure instead, allow for existence of additional factors not neces-

ments of the present disclosure and, together with the 25 means "directly on" something but also includes the mean-
description, further serve to explain the principles of the ing of "on" something with an intermediate fea present disclosure and to enable a person skilled in the pertinent art to make and use the present disclosure.

memory device, according to some embodiments of the 30 no intermediate feature or layer therebetween (i.e., directly present disclosure . on something).
FIG. 2 is a top view of an exemplary 3D memory device, Further, spat

signal paths, according to some embodiments of the present disclosure.

a 3D memory device, according to some embodiments of the descriptors used herein may like the state of the interpreted according to some embodiments of the descriptors used at the interpretent according to the interpretent present disclosure.
FIG. 6 is a flowchart of an exemplary method for testing

a 3D memory device, according to some embodiments of the present disclosure.

discussed, it should be understood that this is done for 55 structure, or may have an extent less than the extent of an illustrative purposes only. A person skilled in the pertinent underlying or overlying structure. Furth art will recognize that other configurations and arrangements region of a homogeneous or inhomogeneous continuous can be used without departing from the spirit and scope of structure that has a thickness less than the thic the present disclosure. It will be apparent to a person skilled continuous structure. For example, a layer can be located in the pertinent art that the present disclosure can also be ω_0 between any pair of horizontal p

embodiment," "an embodiment," "an example embodi-
ment," "some embodiments," etc., indicate that the embodi-
or more layers therein, and/or can have one or more layer ment described may include a particular feature, structure, or 65 thereupon, thereabove, and/or therebelow. A layer can characteristic, but every embodiment may not necessarily include multiple layers. For example, an inte

embodiment. Further, when a particular feature, structure or characteristic is described in connection with an embodi-

output signal, and the test structure.
In some embodiments, the test structure.
In some embodiments, the test structure includes at least 15 understood to convey a singular usage or to convey a plural In some embodiments, the test structure includes at least 15 understood to convey a singular usage or to convey a plural
he of a contact signal path comprising at least one of the usage, depending at least in part upon con sarily expressly described, again, depending at least in part

BRIEF DESCRIPTION OF THE DRAWINGS on context.
It should be readily understood that the meaning of "on," The accompanying drawings, which are incorporated "above," and "over" in the present disclosure should be herein and form a part of the specification, illustrate embodi-
interpreted in the broadest manner such that "on" no ing of "on" something with an intermediate feature or a layer
therebetween, and that "above" or "over" not only means the meaning of "above" or "over" something but can also include the meaning it is "above" or "over" something with FIG. 1 illustrates a cross-section of an exemplary 3D include the meaning it is "above" or "over" something with emory device, according to some embodiments of the 30 no intermediate feature or layer therebetween (i.e., di

according to some embodiments of the present disclosure. "below," "lower," "above," "upper," and the like, may be FIG. 3 depicts an exemplary test structure of a set of used herein for ease of description to describe one e contact signal paths, according to some embodiments of the 35 or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are FIG. 4 denicts another test struct FIG. 4 depicts another test structure of a set of contact intended to encompass different orientations of the device in real paths, according to some embodiments of the present use or operation in addition to the orientati figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative FIG. 5 is a flowchart of an exemplary method for forming 40 degrees or at other orientations) and the spatially relative
3D memory device, according to some embodiments of the descriptors used herein may likewise be interp "below," "lower," "above," "upper," and the like, may be

As used herein, the term "substrate" refers to a material onto which subsequent material layers are added. The sub-45 strate itself can be patterned. Materials added on top of the substrate can be patterned or can remain unpatterned. Fur-FIGS .7A-7J illustrate an exemplary fabrication process substrate can be patterned or can remain unpatterned. Fur-

r forming a 3D memory device, according to some thermore, the substrate can include a wide array of semifor forming a 3D memory device, according to some thermore, the substrate can include a wide array of semi-
embodiments of the present disclosure.
conductor materials, such as silicon, germanium, gallium Embodiments of the present disclosure will be described arsenide, indium phosphide, etc. Alternatively, the substrate with reference to the accompanying drawings. $\frac{50 \text{ can be made from an electrically non-conductive material}}{50 \text{ can be made from an electrically non-conductive material}}$

Such as a glass, a plastic, or a sapphire wafer.

DETAILED DESCRIPTION

Although specific configurations and arrangements are

Although specific configurations and arrangements are

extend over the entirety of an underlyin structure that has a thickness less than the thickness of the continuous structure. For example, a laver can be located employed in a variety of other applications. Surface and a bottom surface of the continuous structure. A
It is noted that references in the specification to "one layer can extend horizontally, vertically, and/or along a layer can extend horizontally, vertically, and/or along a tapered surface. A substrate can be a layer, can include one

> **Micron Ex. 1013, p. 14 Micron v. YMTC IPR2025-00119**

which contacts, interconnect lines, and/or vias are formed) direction (e.g., the y-direction as shown in FIG. 1 or the and one or more dielectric layers.

desired, or target, value of a characteristic or parameter for
a front side of peripheral device structure 104. 3D memory
a component or a process operation, set during the design s device 100 can further include a plurali phase of a product or a process, together with a range of 108 (e.g., bonding pads or landing pads) at the backside of values above and/or below the desired value. The range of memory array structure 102 and that are electr values can be due to slight variations in manufacturing processes or tolerances. As used herein, the term "about" indicates the value of a given quantity that can vary based on 10 ments, conductive pads 108 are disposed on the top surface a particular technology node associated with the subject of 3D memory device 100, i.e., above mem a particular technology node associated with the subject of 3D memory device 100 , i.e., above memory semiconductor device. Based on the particular technology ture 102 and peripheral device structure 104 .

semiconductor device with vertically-oriented strings of conductor/dielectric stack and an array of NAND strings memory cell transistors (referred to herein as "memory extending through the alternating conductor/dielectric strings," such as NAND strings) on a laterally-oriented The alternating conductor/dielectric stack can include alter-
substrate so that the memory strings extend in the vertical 20 nating conductor layers (e.g., metal laye direction with respect to the substrate. As used herein, the layers) and dielectric layers (e.g., silicon oxide layers or term "vertical/vertically" means nominally perpendicular to silicon nitride layers). Each NAND strin term "vertical/vertically" means nominally perpendicular to silicon nitride layers). Each NAND string can include a the lateral surface of a substrate.

memory array devices can be stacked on top of one another. 25 So far, however, there is no effective method for testing the So far, however, there is no effective method for testing the rounds the NAND string. The conductor layers in the performance of the internal structures of those 3D memory alternating conductor/dielectric stack can extend devices using probe cards before packaging the 3D memory eral direction (e.g., the x-direction as shown in FIG. 1 or the devices.
width direction) outside the memory array region to thereby

disclosure provide a 3D memory device with a structure for NAND string can also include a drain at an end (e.g., at the testing the 3D memory device. The 3D memory device front side of memory array structure 102). The drai testing the 3D memory device. The 3D memory device front side of memory array structure 102). The drain of each disclosed herein can include an interconnect layer with NAND string can be electrically connected to a respect interconnect structures between the front sides of the stacked one of a plurality of bit lines of memory array structure 102.

peripheral device structure (e.g., a CMOS chip) and memory 35 In some embodiments, each NAND st array structure (e.g., a memory array chip) and contacting multiple select gates (e.g., a source select gate and a drain
the TACs of the memory array structure. The 3D memory select gate). Some structures described in this the TACs of the memory array structure. The 3D memory select gate). Some structures described in this paragraph are device disclosed herein can further include conductive pads not shown in FIG. 1 as they would be appreciat device disclosed herein can further include conductive pads not shown in FIG. 1 as they would be appreciated by a at the backside of the memory array structure for probe person skilled in the pertinent art. cards, so that various characteristics of different structures of 40° Memory array structure 102 can include one or more the 3D memory device, as well as the quality of the hybrid TACs 110 each extending vertically t bonding process forming the 3D memory device, can be
tested using probe cards with real device density. As a result,
the some embodiments, TAC 110 can extend vertically
the 3D memory device disclosed herein can enable the
 memory device formed by hybrid bonding of the peripheral side and backside of memory array structure 102. For device structure and memory array structure, thereby reduc-
example, TAC 110 can pass through the entire thickne

present disclosure. As shown in FIG. 1, 3D memory device in one example, TAC 110 can pass through the entire 100 can include a memory array structure 102 and a periph-
thickness of the alternating conductor/dielectric stac 100 can include a memory array structure 102 and a periph-
end discuss of the alternating conductor/dielectric stack and
eral device structure 104 (e.g., a CMOS structure), which are
part of the entire thickness of the sub positioned face to face with their front sides facing towards 55 structure 102. In another example, TAC 110 can pass
one another. As used herein, the term "front side" of a through part of the entire thickness of the alter one another. As used herein, the term "front side" of a through part of the entire thickness of the alternating constructure (e.g., memory array structure 102 or peripheral ductor/dielectric stack without reaching to the s device structure 104) refers to the side of the structure at Each TAC 110 can include a vertical opening filled with which a device is formed (e.g., a memory cell in memory conductor materials, including, but not limite array structure 102 or a peripheral transistor in peripheral 60 (W), cobalt (Co), copper (Cu), aluminum device structure 104). Conversely, as used herein, the term con, silicides, or any combination thereof. "backside" refers to the side of the structure (e.g., memory Memory array structure 102 can further include one or array structure 102 or peripheral device structure 104) that more memory array contacts 112. Memory array c array structure 102 or peripheral device structure 104) that is opposite to the front side.

an interconnect layer 106 between memory array structure memory array structure 102. Memory array contacts 112 can
102 and peripheral device structure 104 in the vertical include word line contacts, bit line contacts, and

d one or more dielectric layers.
As used herein, the term "nominal/nominally" refers to a with the front side of memory array structure 102 and the memory array structure 102 and that are electrically connected to memory array structure 102, interconnect layer 106, and peripheral device structure 104. In some embodiments, conductive pads 108 are disposed on the top surface

node, the term "about" can indicate a value of a given In some embodiments, memory array structure 102 quantity that varies within, for example, 10-30% of the value includes a memory array stack 109 in a memory array (e.g the lateral surface of a substrate.

In some 3D memory devices, peripheral devices and laterally - stacked memory cells each controlled

In some 3D memory devices, peripheral devices and laterally - stacked memory cells ea by a respective conductor layer (functioning as a control gate) of the alternating conductor/dielectric stack that sur-Various embodiments in accordance with the present 30 form word lines of memory array structure 102. Each disclosure provide a 3D memory device with a structure for NAND string can also include a drain at an end (e.g., at

ing the overall process development time and increasing the the alternating conductor/dielectric stack and the entire manufacturing yield.

FIG. 1 illustrates a cross-section of an exemplary 3D 50 some embodiments, TAC 110 FIG. 1 illustrates a cross-section of an exemplary 3D 50 some embodiments, TAC 110 can extend vertically through memory device 100 according to some embodiments of the part of the entire thickness of memory array structure

opposite to the front side.
As shown in FIG. 1, 3D memory device 100 can include ϵ memory array region, for example, in a staircase region of As shown in FIG. 1, 3D memory device 100 can include 65 memory array region, for example, in a staircase region of an interconnect layer 106 between memory array structure memory array structure 102. Memory array contacts include word line contacts, bit line contacts, and gate select

> **Micron Ex. 1013, p. 15 Micron v. YMTC IPR2025-00119**

contacts. The word line contacts can be in the staircase In some embodiments, the interconnect structures in region and electrically connect to the word lines, such that interconnect layer 106 include first contacts 116 an region and electrically connect to the word lines, such that interconnect layer 106 include first contacts 116 and second each word line contact can individually address the corre-
contacts 124 on the two sides of bonding sponding word line. The bit line contacts can electrically other words, an interconnect structure can pass through connect to the NAND strings by the bit lines, such that each $\frac{1}{2}$ bonding interface 129 and include o connect to the NAND strings by the bit lines, such that each $\frac{5}{5}$ bonding interface 129 and include one or more of first bit line contact can individually address the corresponding contacts 116, second contacts 124, bit line contact can individually address the corresponding contacts 116, second contacts 124, and metal patterns $NAND$, string The gate select contacts can electrically metal layer 118, which are electrically connected. NAND string. The gate select contacts can electrically metal layer 118, which are electrically connected.

In some embodiments, conductive pads 108 are in or on connect to the select gates. Memory array contacts 112 can
in some embodiments, conductive pads 108 are in or on
include conductor materials including but not limited to W one or more BEOL interconnect layers (not shown) a include conductor materials, including, but not limited to, W, one or more BEOL interconnect layers (not shown) at the
Co, Cu, Al, silicides, or any combination thereof. Some ¹⁰ backside of memory array structure 102. Co

structure 102, a metal layer 118 at the front side of peripheral thickness of the substrate of memory array structure 102 and device structure 104, and a second dielectric layer 122 on the BEOL interconnect layers undernea metal layer 118. Interconnect layer 106 can include a plu-
 108 can be at least 3 µm. In some embodiments, the vertical
rality first contacts 116 in first dielectric layer 114, a plurality 20 distance between conductive of second contacts 124 in second dielectric layer 122, and a
plural to f metal patterns 120 in metal layer 118, as μ m, 6 μ m, 7 μ m, 8 μ m, 9 μ m, 10 μ m, in any range bounded
described further below. In some layer 106 further includes a bonding interface 129 between range defined by any two of these values). Conductive pads
first dielectric layer 114 and second dielectric layer 122. For 25 108 can include conductor materials, example, first dielectric layer 114 and second dielectric layer limited to, W, Co, Cu, Al, silicides, or any combination 122 can be joined face to face by hybrid bonding. Hybrid thereof. 122 bonding (also known as "metal/dielectric hybrid bonding") A plurality of electrical connections can be formed in 3D can be a direct bonding technology (e.g., forming bonding memory device 100 for testing structures in between surfaces without using intermediate layers, such as 30 device 100 (referred to herein as "test structures"). In some solder or adhesives), which obtains metal-metal bonding and embodiments, at least one of conducti solder or adhesives), which obtains metal-metal bonding and embodiments, at least one of conductive pads 108, at least dielectric-dielectric bonding simultaneously. By hybrid one of TACs 110, at least one of first contacts dielectric-dielectric bonding simultaneously. By hybrid one of TACs 110, at least one of first contacts 116, at least bonding, chemical bonds can form between the dielectric one of second contacts 124, at least one of meta bonding, chemical bonds can form between the dielectric one of second contacts 124, at least one of metal patterns 120 materials of first dielectric layer 114 and the dielectric in metal layer 118, and at least one of memo materials of second dielectric layer 122, and physical inter- 35 diffusion can occur between the conductor materials (e.g., diffusion can occur between the conductor materials (e.g., electrically connected to form an electrical connection (also Cu) of first contacts 116 and the conductor materials (e.g., referred to herein as a "signal path") f Cu) of second contacts 124.
The dielectric materials of first dielectric layer 114 and

The dielectric materials of first dielectric layer 114 and It is understood that it may not be necessary to test all the second dielectric layer 122 can include, but not limited to, 40 repetitive structures in memory array silicon oxide, silicon nitride, silicon oxynitride, low-k array of NAND strings each having multiple memory cells, dielectrics, or any combination thereof. First contacts 116 multiple memory fingers, blocks, and planes, or (e.g., a via hole or a trench) filled with conductor materials sample structures of the repetitive structures can be tested to including, but not limited to, W, Co, Cu, Al, silicides, or any 45 reflect the characteristics including, but not limited to, W, Co, Cu, Al, silicides, or any 45 combination thereof. As used herein, the term "contact" can combination thereof. As used herein, the term "contact" can general. As a result, in some embodiments, only some of broadly include any suitable types of interconnects, such as conductive pads 108, TACs 110, memory array c middle-end-of-line (MEOL) interconnects and back-end-of-
line interconnect structures in interconnect layer 106 are
line (BEOL) interconnects, including vertical interconnect
used to form the electrical connections for tes

In some embodiments, metal patterns 120 in metal layer includes a peripheral device on a substrate (not shown). The 118 are patterned based on the layout of TACs 110 and/or peripheral device can include any suitable digita first contacts 116 and second contacts 124, so that suitable and/or mixed-signal peripheral circuits used for facilitating interconnect structures can be formed in interconnect layer 55 the operation of 3D memory device 10 tures in 3D memory device 100. Metal patterns 120 can a decoder (e.g., a row decoder and a column decoder), a
include, but not limited to, W, Co, Cu, Al, metal silicides, or driver, a charge pump, a current or voltage refe in metal layer 118 to electrically isolate metal patterns 120, 60 diodes, resistors, or capacitors). In some embodiments, the such as silicon oxide, silicon nitride, silicon oxynitride, peripheral device is formed using CM stood that the number of metal layers in interconnect layer "CMOS structure" or a "CMOS chip."
 106 is not limited by the example shown in FIG. 1, and can As shown in FIG. 1, peripheral device structure 104 can 106 is not limited by the example shown in FIG. 1, and can As shown in FIG. 1, peripheral device structure 104 can be any suitable number in order to form suitable electrical 65 include one or more test circuits 126 at the

other words, an interconnect structure can pass through

Co, Cu, Al, silicides, or any combination thereof. Some ¹⁰ backs and be electrically connected to TACs 110 by the structures described in this paragraph are not shown in FIG.
1 as they would be appreciated by a person s

in metal layer 118, and at least one of memory array contacts 112 (e.g., a bit line contact and/or a word line contact) are referred to herein as a "signal path") for testing the test
structures

lines and word line). In some embodiments, one or more sample structures of the repetitive structures can be tested to

access (e.g. , in some embodiments, peripheral device structure 104
In some embodiments, metal patterns 120 in metal layer includes a peripheral device on a substrate (not shown). The peripheral device structure 104 can be referred to as a "CMOS structure" or a "CMOS chip."

connections between memory array structure 102 and peripheral device structure 104 and that are electrically peripheral device structure 104.

Micron Ex. 1013, p. 16 Micron v. YMTC IPR2025-00119

embodiments, test circuits 126 are electrically connected to As shown in FIG. 2, 3D memory device 200 can include conductive pads 108, TACs 110, memory array contacts 112, a plurality of conductive pads 206 on the top surf That is, test circuits 126 can be part of the electrical structure 204. Each conductive pad 206 can overlap memory connections for testing the test structures of 3D memory 5 array structure 204. In one example as shown in peripheral devices and/or dedicated test devices for testing structure 204, i.e., inside the boundary of memory array purposes. In some embodiments, test circuits 126 include structure 204 in the top view. It is understood purposes. In some embodiments, test circuits 126 include structure 204 in the top view. It is understood that in some memory array structure test circuit for testing test structures embodiments, one or more conductive pads in memory array structure 102, and a contact signal path test 10 overlap memory array structure 204, i.e., partially outside circuit for testing interconnect structures in interconnect the boundary of memory array structur layer 106. The memory array structure test circuit can
include a memory plane test circuit, a memory block test
circuit structure 204, die size of 3D memory device 200 can be
circuit, a bit line test circuit, and a word li circuit, a bit line test circuit, and a word line test circuit. In reduced. In some embodiments, each conductive pad 206 is some embodiments, test circuits 126 include peripheral 15 nominally identical in the top view, e.g

FIG. 1 also illustrates an exemplary probe card 130 for 206 is nominally the same as well. The layout of conductive testing 3D memory device 100. Probe card 130 can be an pads 206 in the top view can be designed to match t interface between an electronic test system (not shown; e.g., $\overline{20}$ configuration of the probe a controller) and a "device under test" (DUT) (e.g., $\overline{3D}$ 3D memory device 200. memory device 100). Probe card 130 can include a printed In some embodiments, 3D memory device 200 further circuit board (PCB) 132 with an opening (not shown) in includes various memory array contacts, including word line during the test. Probe card 130 can also include a plurality 25 of terminal pins 134 configured to provide electrical conof terminal pins 134 configured to provide electrical con-
neuroning interface, dummy contacts 212 are added to
nections between the electronic test system and PCB 132. Interface are structure 204. Dummy contacts in both Probe card 130 can further include a plurality of probes 136 that can be in contact with conductive pads 108 when 3D memory device 100 is docked in probe card 130 during the 30 test. In some embodiments, the number of probes 136 are the test. In some embodiments, the number of probes 136 are the memory array structure 204, the memory array contacts and same as the number of conductive pads 108. In some dummy contacts cannot be seen in the top view and thu embodiments, the layout of conductive pads 108 matches represented by dashed lines in FIG. 2.
the arrangement of probes 136 of probe card 130, so that FIGS. 3 and 4 depict exemplary test structures of a set of the arrangement of probes 136 of probe card 130, so that FIGS 3 and 4 depict exemplary test structures of a set of each conductive pad 108 can be in contact with a respective 35 contact signal paths, according to some embo each conductive pad 108 can be in contact with a respective 35 contact signal paths, according to some embodiments of the probe 136 during the test. In some embodiments, probe card present disclosure. In addition to struct 130 also includes movement mechanisms (not shown) con-
figured to move probe card 130 in the vertical direction
structures can also include interconnect structures in the figured to move probe card 130 in the vertical direction and/or the lateral direction to align probes 136 with con-

In some embodiments, once 3D memory device 100 is resistance and/or capacitance) of the interconnect structures docked into probe card 130, an input test signal (e.g., a can reflect the quality of the hybrid bonding per voltage signal or a current signal) is provided by the elec-
torm the 3D memory devices (e.g., 3D memory devices 100
tronic test system to probe card 130 for testing a test and 200). In some embodiments, the interconnect s structure of 3D memory device 100. The input signal can be 45 in the interconnect layer can include first contacts for the received by 3D memory device 100 at a first conductive pad memory array structure (e.g., first c **108** through a first probe **136**. The input signal can then be and second contacts for the peripheral device structure (e.g., transmitted to the test structure by a first electrical connection as described above in detail another voltage signal or another current signal) can be 50 nection formed by at least one of the first contacts and at received at a second conductive pad 108 from the test least one of the second contacts is referred to received at a second conductive pad 108 from the test structure by a second electrical connection as described structure by a second electrical connection as described "contact signal path." The characteristics (e.g., resistance above in detail. Probe card 130 then can transmit the output and/or capacitance) of the contact signal p signal to the electronic test system by a second probe 136 in quality of the hybrid bonding, such as the accuracy of contact with second conductive pad 108. The electronic test 55 contact alignment and the existence of gap system can determine one or more characteristics (e.g., surface.

resistance or capacitance) of the test structure and/or the The configuration of the interconnect structures can be

quality of hybrid bonding based on the

FIG. 2 is a top view of a 3D memory device 200, 60 since the capacitance or the resistance of one contact signal according to some embodiments of the present disclosure. In path can be relatively small sometimes, measuring 3D memory device 100 depicted in FIG. 1. 3D memory can lead to a large deviation, resulting in an inaccurate test device 200 can include a peripheral device structure 202 result. (e.g., a CMOS chip) and a memory array structure 204 (e.g., 65 Thus, in some embodiments, the present disclosure pro-
including four memory planes as shown in FIG. 2) that are vides a method for improving the accuracy

device structure test circuit for testing structures in periph-
eral device structure 104, such as page buffers, decoders, etc.
some embodiments, the pitch of adjacent conductive pads pads 206 in the top view can be designed to match the configuration of the probes of the probe card used for testing

> contacts 208 and bit line contacts 210. In some embodi-
ments, to ensure uniform bonding and reduce dishing at the memory array structure 204. Dummy contacts in both memory array structure 204 and peripheral device structure 202 can be physically bonded but cannot form electrical connections. It is understood that due to flip bonding of dummy contacts cannot be seen in the top view and thus, are represented by dashed lines in FIG. 2.

and/or the lateral direction to align probes 136 with con-
 $\frac{1}{40}$ the peripheral device structure. The characteristics (e.g., and 200 . In some embodiments, the interconnect structures in the interconnect layer can include first contacts for the

signal paths. The method includes providing an interconnect

Micron Ex. 1013, p. 17 Micron v. YMTC IPR2025-00119 structure to test a plurality of contact signal paths, obtaining exemplary fabrication process for forming a 3D memory
testing values of the plurality of contact signal paths, and device, according to some embodiments of t result of a contact signal path. For example, when a set of \sim depicted in FIGS. 1 and 2. It should be understood that the contact signal paths include n contact signal paths and the operations shown in method 500 are n contact signal paths include n contact signal paths and the operations shown in method 500 are not exhaustive and that resistance of the entire set of contact signal paths is R, a other operations can be performed as well resistance of the entire set of contact signal paths is R, a other operations can be performed as well before, after, or resistance of a contact signal path is thus R/n , where n is a between any of the illustrated operat

different when testing the resistance or the capacitance of a contact signal path. In some embodiment, to test the resiscontact signal path. In some embodiment, to test the resis-
trance of a contact signal path, the first contacts and the (e.g., word line contacts, bit line contacts, and select gate second contacts forming the contact signal paths are con-
nected in series. In other words, the interconnect structure of 15 structure 102. For ease of illustration, memory array structure contact signal paths can have a s the contact signal paths can have a serpentine configuration, ture 102 is shown upside down in FIGS. 7A-7J such that the for example, as shown in FIG. 3. FIG. 3 illustrates four backside of memory array structure 102 is ab for example, as shown in FIG. 3. FIG. 3 illustrates four backside of memory array structure 102 is above the front contact signal paths 302, 304, 306, and 308, which are side. However, it is understood that in practice, me connected in series. The connections between contact signal array structure 102 can be flipped such that the backside of paths can be made by metal patterns (labeled as thick solid 20 substrate 702 becomes the bottom surfa lines in FIG. 3) in metal layers above and/or below the structure 102 during the fabrication process. In some contacts, such as metal patterns 120 in metal layer 118 in embodiments, memory array stack 109 is formed by mulcontacts, such as metal patterns 120 in metal layer 118 in embodiments, memory array stack 109 is formed by mul-
FIG. 1. It is understood that although not shown in FIG. 3, tiple fabrication processes, including, bu FIG. 1. It is understood that although not shown in FIG. 3, tiple fabrication processes, including, but not limited to, thin as described above in FIG. 1, the set of contact signal paths film deposition of dielectric layer 302, 304, 306, and 308 can be electrically connected to the 25 and slits, thin film deposition of memory films in the channel conductive pads, the TACs, the metal patterns, and the holes, and gate and word line replacement conductive pads, the TACs, the metal patterns, and the memory array contacts in series to form complete electrical memory array contacts in series to form complete electrical array contacts 112, vertical openings can be patterned and connections for testing. In some embodiments, when the etched through dielectric layers by dry/wet etch resistance of the set of contact signal paths 302, 304, 306, followed by deposition of conductor materials and chemical and 308 is measured, two probes of a probe card can contact 30 mechanical polishing (CMP) of excess co two conductive pads corresponding to contact signal path Method 500 proceeds to operation 504, as illustrated in 302 and contact signal path 308, respectively (labeled as FIG. 5, in which one or more TACs each extending ve 302 and contact signal path 308, respectively (labeled as FIG. 5, in which one or more TACs each extending vertically through the memory array stack are formed. As illustrated in

tance of a contact signal path is provided. The interconnect 35 102, each of which extends vertically through the entire structure of the contact signal paths can have a comb-like thickness of memory array stack 109. In so configuration (e.g., as shown in FIG. 4), such that each one fabrication processes to form TACs 110 include forming
half of the contact signal paths are connected in parallel. For vertical openings through memory array sta connected in parallel, and the even-numbered contact signal 40 conductor materials and other materials (e.g., dielectric paths are connected in parallel. The contact signal paths are material) for isolation purposes. TACs paths are connected in parallel. The contact signal paths are material) for isolation purposes. TACs 110 can include numbered sequentially from one end of the interconnect conductor materials including, but not limited to, structure to the other end of the interconnect structure Al, silicides, or any combination thereof. The openings of according to the position of each contact signal path in the TACs 110 can be filled using atomic layer dep interconnect structure. Specifically, assuming the intercon- 45 chemical vapor deposition (CVD), physical vapor deposi-
nect structure includes n contact signal paths, the n contact ion (PVD), electroplating, any other sui signal path, the second contact signal path, until the n-th Method 500 proceeds to operation 506, as illustrated in contact signal path. FIG. 5, in which a first dielectric layer is formed at the front

and 408 in a comb-like configuration. First contact signal first dielectric layer 114 is formed at the front side of path 402 and third contact signal path 406 can be connected memory array structure 102. First dielectric in parallel, and second contact signal path 404 and fourth contact signal path 408 can be connected in parallel. The connection between contact signal paths 402 and 406 and 55 the connection between contact signal paths 404 and 408 can the connection between contact signal paths 404 and 408 can ing, but not limited to, silicon oxide, silicon nitride, low-k be made by metal patterns (labeled as thick solid lines in dielectrics, or any combination thereof. FIG. 4) in metal layers above and/or below the contacts, Method 500 proceeds to operation 508, as illustrated in such as metal patterns 120 in metal layer 118 in FIG. 1. FIG. 5, in which a plurality of first contacts are f When the capacitance of the set of contact signal paths 402 , 60 first dielectric layer. As illustrated in FIG. 7D, first contacts 404 , 406 , and 408 is measured, two probes of a probe card 116 are formed in first 404, 406, and 408 is measured, two probes of a probe card 116 are formed in first dielectric layer 114. At least some first can contact two conductive pads corresponding to contact contacts 116 can be in contact with TACs can contact two conductive pads corresponding to contact contacts 116 can be in contact with TACs 110 to form signal path 402 and contact signal path 408, respectively electrical connections with TACs 110. At least some fi signal path 402 and contact signal path 408 , respectively (labeled as arrows in FIG. 4).

forming a 3D memory device, according to some embodi-
method in some embodiments, fabrication processes to
ments of the present disclosure. FIGS. 7A-7J illustrate an form first contacts 116 include forming vertical opening

positive integer. Referring to FIG. 5, method 500 starts at operation 502,
The configuration of the interconnect structures can be 10 in which a memory array structure is formed. As illustrated
different when testing the r film deposition of dielectric layers, etching of channel holes and slits, thin film deposition of memory films in the channel

through the memory array stack are formed. As illustrated in
In some embodiments, a method for testing the capaci-
FIG. 7B, TACs 110 are formed in memory array structure FIG. 7B, TACs 110 are formed in memory array structure 102, each of which extends vertically through the entire

ntact signal path.
FIG. 5, in which a first dielectric layer is formed at the front
FIG. 4 illustrates four contact signal paths 402, 404, 406, so side of the memory array structure. As illustrated in FIG. 7C, memory array structure 102. First dielectric layer 114 can be formed by one or more thin film deposition processes, such as ALD, CVD, PVD, or any combination thereof. First dielectric layer 114 can include dielectric materials includ-

FIG. 5, in which a plurality of first contacts are formed in the first dielectric layer. As illustrated in FIG. 7D, first contacts (abeled as arrows in FIG. 4). contacts 116 can be in contact with memory array contacts FIG. 5 is a flowchart of an exemplary method 500 for 65 112 to form electrical connections with memory array conform first contacts 116 include forming vertical openings

> **Micron Ex. 1013, p. 18 Micron v. YMTC IPR2025-00119**

through first dielectric layer 114 by dry/wet etch process, performing operations 502-512 and performing operations followed by filling the openings with conductor materials. 514-520 is not limited. In some embodiments, op nation thereof. The openings of first contacts 116 can be 5 front side of peripheral device structure 104. Test circuits filled using ALD CVD PVD electronisting any other 126 can include transistors and local intercon

FIG. 5, in which through silicon contacts (e.g., TSVs) are in peripheral device structure 104 by standard CMOS fabformed from the backside of the memory array structure. As 10 rication processes as well. illustrated in FIG. 7E, TSVs 704 can be formed through Method 500 proceeds to operation 516, as illustrated in substrate 702 from the backside of memory array structure FIG. 5, in which a metal layer is formed at the front substrate 702 from the backside of memory array structure FIG. 5, in which a metal layer is formed at the front side of 102 (e.g., the backside of substrate 702). Each TSV 704 can the peripheral device structure. As illu be in contact with corresponding TAC 110 to form electrical metal layer 118 including metal patterns 120 is formed at the connections between TSVs 704 and TACs 110. In some 15 front side of peripheral device structure 104. connections between TSVs 704 and TACs 110. In some 15 embodiments, substrate 702 is thinned first from its backside embodiments, substrate 702 is thinned first from its backside embodiments, metal patterns 120 can be in contact with test before forming TSVs 704 using, for example, grinding, wet circuits 126 and/or the peripheral device before forming TSVs 704 using, for example, grinding, wet circuits 126 and/or the peripheral device in peripheral device etch, dry etch, CMP, or any combination thereof. TSVs 704 structure 104. In some embodiments, fabrica etch, dry etch, CMP, or any combination thereof. TSVs 704 structure 104. In some embodiments, fabrication processes can be formed through either a substrate with full thickness to form metal layer 118 include forming a die or a thinned substrate. In some embodiments, fabrication 20 and patterning the openings (e.g., via holes and trenches) for processes to form TSVs include forming vertical openings metal patterns 120 in the dielectric layer through substrate 702 (regardless of whether substrate 702 raphy. The openings can be filled with conductor materials has been thinned or not) by dry/wet etch process, followed including, but not limited to, W, Co, Cu, Al, by filling the openings with conductor materials. TSVs 704 combination thereof, using ALD, CVD, PVD, electroplat-
can include conductor materials and other materials (e.g., 25 ing, any other suitable processes, or any comb can include conductor materials and other materials (e.g., 25 ing, and independent of the process. The conductor thereof. materials can include, but not limited to, W, Co, Cu, Al, Method 500 proceeds to operation 518, as illustrated in silicides, or any combination thereof. The openings of TSVs FIG. 5, in which a second dielectric layer is fo silicides, or any combination thereof. The openings of TSVs FIG. 5, in which a second dielectric layer is formed on the 704 can be filled using ALD, CVD, PVD, electroplating, any metal layer. As illustrated in FIG. 7I, sec

109. That is, TACs 110 cannot reach substrate 702, and thereof. Second dielectric layer 122 can include dielectric TSVs 704 can extend vertically further into memory array materials including, but not limited to, silicon o TSVs 704 can extend vertically further into memory array materials including, but not limited to, silicon oxide, silicon stack 109 to contact TACs 110 in memory array stack 109. 35 nitride, low-k dielectrics, or any combin In some embodiments, TACs 110 extend vertically through Method 500 proceeds to operation 520, as illustrated in not only the entire thickness of memory array stack 109, but FIG. 5, in which a plurality of second contacts a not only the entire thickness of memory array stack 109, but also further into substrate 702. Thus, TSVs 704 can contact also further into substrate 702. Thus, TSVs 704 can contact the second dielectric layer. As illustrated in FIG. 7I, second TACs 110 in substrate 702. In some embodiments, TACs 110 contacts 124 are formed in second dielectr extend vertically through the entire thickness of memory 40 array stack 109, as well as the entire thickness of substrate array stack 109, as well as the entire thickness of substrate patterns 120 to form electrical connections with metal 702. Thus, TSVs 704 can be omitted.

TSVs 704, TACs 110, first contacts 116, and memory array openings of second contacts 124 can be filled using ALD, contacts 112. In some embodiments, one or more BEOL 50 CVD, PVD, electroplating, any other suitable processe 702, and conductive pads 128 are formed on the BEOL Method 500 proceeds to operation 522, as illustrated in interconnect layers. In some embodiments, conductive pads FIG. 5, in which the first dielectric layer and the seco interconnect layers. In some embodiments, conductive pads FIG. 5, in which the first dielectric layer and the second 128 are part of a BOEL interconnect layer. In some embodi-
dielectric layer are joined face to face, such ments, fabrication processes to form conductive pads 128 55 array structure is above the peripheral device structure.

include forming one or more dielectric layers and vertical

Joining of the first and second dielectric process, followed by filling the openings with conductor contact with the second contacts at the bonding interface. As materials. Conductive pads 128 can include conductor mate-
illustrated in FIG. 7J, memory array structu rials including, but not limited to, W, Co, Cu, Al, silicides, 60 flipped, such that first dielectric layer 114 and second or any combination thereof. The openings of conductive dielectric layer 122 are positioned face to pads 128 can be filled using ALD, CVD, PVD, electroplat-
ing, memory array structure 102 is above peripheral
ing, any other suitable processes, or any combination
second contacts 124 can be in contact with one another at
s

FIG. 5, in which a peripheral device structure (e.g., a CMOS 128, TSVs 704, TACs 110, memory array contacts 112, first structure) is formed. It is understood that the order of contacts 116, second contacts 124, metal patte

filled using ALD, CVD, PVD, electroplating, any other 126 can include transistors and local interconnects of the suitable processes, or any combination thereof. Method 500 proceeds to operation 510, as illustrated in One or more peripheral devices (not shown) can be formed FIG. 5, in which through silicon contacts (e.g., TSVs) are in peripheral device structure 104 by standard CMO

to form metal layer 118 include forming a dielectric layer and patterning the openings (e.g., via holes and trenches) for

other suitable processes, or any combination thereof. 30 122 is formed on metal layer 118. Second dielectric layer
In some embodiments, TACs 110 extend vertically 122 can be formed by one or more thin film deposition
throu

contacts 124 are formed in second dielectric layer 122. At least some second contacts 124 can be in contact with metal 702. Method 500 proceeds to operation 512, as illustrated in fabrication processes to form second contacts 124 include FIG. 5, in which a plurality of conductive pads are formed forming vertical openings through second die FIG. 5, in which a plurality of conductive pads are formed
at the backside of the memory array structure. As illustrated 45 122 by dry/wet etch process, followed by filling the open-
in FIG. 7F, conductive pads 128 can be

illustrated in FIG. 7J, memory array structure 102 can be flipped, such that first dielectric layer 114 and second expect.
The in contact with one another at
Method 500 proceeds to operation 514, as illustrated in 65 bonding interface 129. At least some of conductive pads contacts 116, second contacts 124, metal patterns 120, and

> **Micron Ex. 1013, p. 19 Micron v. YMTC IPR2025-00119**

testing a 3D memory device, according to some embodi-
memory device according to some embodi-
memory device according to some embodi-
memory device.
memory device described in FIG. 6 is 3D memory devices
memory device desc 100 and 200 depicted in FIGS. 1 and 2. It should be FIG. 6, in which a characteristic of the test structure is understood that the operations shown in method 600 are not determined based on the input test signal, the outpu exhaustive and that other operations can be performed as signal, and the test structure. The characteristic can include well before, after, or between any of the illustrated opera- 10 resistance or capacitance of the test well before, after, or between any of the illustrated opera- 10 resistance or capacitance of the test structure and its can be calculated by the electronic test system.

in which an input test signal for testing a test structure in a
3D memory device is received. In some embodiments, the variety of test structures can be tested at the same time to test structure includes any structure in the memory array 15 structure that is electrically connected to at least one of the structure that is electrically connected to at least one of the docked into the probe card, multiple probes can contact memory array contacts (e.g., word line contacts, bit line multiple conductive pads of the 3D memory de memory array contacts (e.g., word line contacts, bit line multiple conductive pads of the 3D memory device to contacts, or select gate contacts). For example, the test perform parallel testing at the same time. structure can include one or more NAND strings, one or μ Moreover, as the memory array structure can include more memory fingers, one or more memory blocks, one or μ repetitive structures (e.g., an array of NAND stri more memory fingers, one or more memory blocks, one or 20 repetitive structures (e.g., an array of NAND strings each more memory planes, one or more bit lines, one or more having multiple memory cells, multiple memory fing word lines, and one or more gate select lines. In some blocks, and planes, or multiple bit lines and word lines). By embodiments, the test structure includes any interconnect designing the metal pattern layout in the metal structure in the interconnect layer in which the bond inter-
face is formed. The test structure can include one or more 25 tested by the probe card in parallel. For example, the probe contact signal paths, each including a first contact for the card can be used to test different memory blocks, different memory array structure and a second contact for the periph-
bit lines and/or word lines in the same m memory array structure and a second contact for the periph-
bit lines and/or word lines in the same memory block, and
eral device structure. In some embodiments, the test struc-
bit lines corresponding to word lines in dif ture includes any peripheral device in the peripheral device
structure that is electrically connected to or part of the test 30 disclosure provide a 3D memory device with a structure for
circuits in the peripheral device s

The input test signal can be generated by the electronic disclosed herein can include an interconnect layer with test system connected to the probe card based on the test interconnect structures between the front sides of test system connected to the probe card based on the test interconnect structures between the front sides of the stacked structure and/or the characteristics to be tested. The input peripheral device structure (e.g., a CMO test signal can be a DC voltage signal, an AC voltage signal, 35 array structure (e.g., a memory array chip) and contacting
or a current signal. The input test signal can be applied to a the TACs of the memory array struct first conductive pad of the 3D memory device by a corre-
sevice disclosed herein can further include conductive pads
sponding probe contacting the first conductive pad. The first structure for the memory array structure fo

FIG. 6, in which the input test signal is transmitted through the 3D memory device disclosed herein can enable the the first conductive pad and a first electrical connection to testability and uniformity of the characteriz the first conductive pad and a first electrical connection to testability and uniformity of the characterization of the 3D
the test structure. The first electrical connection can include 45 memory device formed by hybrid b the test structure. The first electrical connection can include 45 memory device formed by hybrid bonding of the peripheral a first TAC (and a first TSV in some embodiments), and a device structure and memory array structu first interconnect structure (e.g., including one or more first ing the overall process development time and increasing the contacts for the memory array structure, one or more second manufacturing yield. contacts for the peripheral device structure, and one or more In some embodiments, a memory device includes a metal patterns). In some embodiments, the first electrical 50 memory array structure, a first dielectric layer a connection can also include a memory array contact (e.g., a of the memory array structure, a plurality of first contacts in bit line contact or a word line contact) and/or a test circuit. The first dielectric layer, a plur

FIG. 6, in which an output test signal from the test structure a metal layer including a plurality of metal patterns at a front is received by another probe of the probe card through a 55 side of the CMOS structure, a seco is received by another probe of the probe card through a 55 second conductive pad and a second electrical connection. second conductive pad and a second electrical connection. metal layer, and a plurality of second contacts in the second
The second electrical connection can include a second TAC dielectric layer. The memory array structure The second electrical connection can include a second TAC dielectric layer. The memory array structure includes a (and a second TSV in some embodiments), and a second memory array stack, a TAC extending vertically through interconnect structure (e.g., including one or more first least part of the memory array stack, and one or more contacts for the memory array structure, one or more second 60 memory array contacts. The first dielectric lay contacts for the memory array structure, one or more second 60 contacts for the peripheral device structure, and one or more contacts for the peripheral device structure, and one or more second dielectric layer are joined face to face, such that the metal patterns). In some embodiments, the second electrical memory array structure is above the C metal patterns). In some embodiments, the second electrical memory array structure is above the CMOS structure, and connection can also include a memory array contact (e.g., a one or more electrical connections are formed

be transmitted to the second conductive pad of the 3D

test circuits 126 can form electrical connections for testing memory device and acquired by a corresponding probe
the test structures of the 3D memory device.
FIG. 6 is a flowchart of an exemplary method 600 for tive pad c

Referring to FIG. 6, method 600 starts at operation 602, In some embodiments, a variety of characteristics of the in which an input test signal for testing a test structure in a same test structure and/or the same characte variety of test structures can be tested at the same time to increase test efficiency. Once the 3D memory device is

cuits in the peripheral device structure. testing the 3D memory device. The 3D memory device . The input test signal can be generated by the electronic disclosed herein can include an interconnect layer with top surface of the 3D memory device.

Method 600 proceeds to operation 604, as illustrated in the tested using probe cards with real device density. As a result,

line contact or a word line contact) and/or a test circuit. The first dielectric layer, a plurality of conductive pads at a Method 600 proceeds to operation 606, as illustrated in backside of the memory array structure, a memory array stack, a TAC extending vertically through at least part of the memory array stack, and one or more connection can also include a memory array contact (e.g., a one or more electrical connections are formed by at least the bit line contact or a word line contact) and/or a test circuit. plurality of conductive pads, the TA In the contact or a word line contact) and/or a test circuit. plurality of conductive pads, the TAC, the plurality of first The output test signal can be a DC voltage signal, an AC ϵ contacts, the plurality of second c The output test signal can be a DC voltage signal, an AC 65 contacts, the plurality of second contacts, the plurality of voltage signal, or a current signal. The output test signal can metal patterns in the metal layer, an metal patterns in the metal layer, and at least one of the one or more memory array contacts.

> **Micron Ex. 1013, p. 20 Micron v. YMTC IPR2025-00119**

In some embodiments, a 3D memory device includes a probe card. At least part of the first conductive pad is on a memory array structure, a peripheral device structure, and an top surface of the memory device. Through at le memory array structure, a peripheral device structure, and an top surface of the memory device. Through at least the first interconnect layer in contact with a front side of the memory conductive pad, a first TAC of the me interconnect layer in contact with a front side of the memory conductive pad, a first TAC of the memory device, a first array structure and a front side of the peripheral device interconnect structure passing through a bon array structure and a front side of the peripheral device interconnect structure passing through a bonding interface of structure, and a conductive pad at a back side of the memory structure, and at least one of a memory a array structure and that overlaps the memory array structure. contact and a test circuit of the memory device, the input
The memory array structure includes a memory array stack,
a TAC extending vertically through at least peripheral device structure includes a test circuit. The inter- 10 device, and the at least one of the memory array contact and
connect layer includes an interconnect structure. The con-
the test circuit, an output signal

device is disclosed. A memory array structure including a the test structure is determined based on the input signal and memory array stack and one or more memory array contacts the output signal. is formed. A TAC extending vertically through at least part The foregoing description of the specific embodiments of the memory array stack of the memory array structure is will so fully reveal the general nature of the pr formed. A first dielectric layer is formed at a front side of the 20 sure that others can, by applying knowledge within the skill memory array structure. A plurality of first contacts are of the art, readily modify and/or formed in the first dielectric layer. A plurality of conductive ions such specific embodiments, without undue experimen-
pads are formed at a backside of the memory array structure. It ation, without departing from the gen A CMOS structure is formed. A metal layer including a present disclosure. Therefore, such adaptations and modifi-
plurality of metal patterns is formed at a front side of the 25 cations are intended to be within the meanin plurality of metal patterns is formed at a front side of the 25 cations are intended to be within the meaning and range of CMOS structure. A second dielectric layer is formed on the equivalents of the disclosed embodiments CMOS structure. A second dielectric layer is formed on the equivalents of the disclosed embodiments, based on the metal layer. A plurality of second contacts are formed in the teaching and guidance presented herein. It is metal layer. A plurality of second contacts are formed in the teaching and guidance presented herein. It is to be under-
second dielectric layer. The first dielectric layer and the teaching and guidance presented herein is second dielectric layer. The first dielectric layer and the stood that the phraseology or terminology herein is for the second dielectric layer are joined face to face, such that the purpose of description and not of limit second dielectric layer are joined face to face, such that the purpose of description and not of limitation, such that the memory array structure is above the CMOS structure, and 30 terminology or phraseology of the presen memory array structure is above the CMOS structure, and 30 terminology or phraseology of the present specification is to one or more electrical connections are formed by at least the be interpreted by the skilled artisan i plurality of conductive pads, the TAC, the plurality of first and guidance.

contacts, the plurality of second contacts, the plurality of Embodiments of the present disclosure have been

metal patterns in the metal layer, metal patterns in the metal layer, and at least one of the one described above with the aid of functional building blocks
or more memory array contacts.
 35 illustrating the implementation of specified functions and

device is disclosed. The memory device includes a memory building blocks have been arbitrarily defined herein for the array structure, a first dielectric layer at a front side of the convenience of the description. Alterna array structure, a first dielectric layer at a front side of the convenience of the description. Alternate boundaries can be memory array structure, a plurality of first contacts in the defined so long as the specified fun first dielectric layer, a plurality of conductive pads at a 40 thereof are appropriately performed.
backside of the memory array structure, a CMOS structure, The Summary and Abstract sections may set forth one or
a metal l side of the CMOS structure, a second dielectric layer on the disclosure as contemplated by the inventor(s), and thus, are metal layer, and a plurality of second contacts in the second not intended to limit the present disc dielectric layer. The memory array structure includes a 45 claims in any way.

memory array stack, a TAC extending vertically through at The breadth and scope of the present disclosure should

least part of the memory arra memory array contacts. An input signal for testing a test embodiments, but should be defined only in structure in the memory device is received. The input signal the following claims and their equivalents. is transmitted to the test structure through a first probe and 50
a first electrical connection including one of the plurality of What is claimed is: a first electrical connection including one of the plurality of What is claimed is:
conductive pads, one of the plurality of TACs, one of the 1. A memory device, comprising: conductive pads, one of the plurality of TACs, one of the 1. A memory device, comprising:
plurality of first contacts, one of the plurality of second a memory array structure comprising: plurality of first contacts, one of the plurality of second a memory array structure contacts, one of the plurality of metal patterns in the metal a memory array stack; contacts, one of the plurality of metal patterns in the metal a memory array stack;
layer, and at least one of the one or more memory array ss a through array contact (TAC) extending vertically layer, and at least one of the one or more memory array 55 a through array contact (TAC) extending vertically contacts. An output signal is received from the test structure through at least part of the memory array stack; contacts. An output signal is received from the test structure through at least part of the memory array contacts; through a second probe and a second electrical connection one or more memory array contacts; through a second probe and a second electrical connection one or more memory array contacts;
including one of the plurality of conductive pads, one of the a first dielectric layer at a front side of the memory array plurality of TACs, one of the plurality of first contacts, one structure;
of the plurality of second contacts, one of the plurality of ω are plurality of first contacts in the first dielectric layer; of the plurality of second contacts, one of the plurality of ω a plurality of first contacts in the first dielectric layer;
metal patterns in the metal layer, and at least one of the one a plurality of conductive pads metal patterns in the metal layer, and at least one of the one a plurality of conduction or more memory array contacts. A characteristic of the test array structure; or more memory array contacts. A characteristic of the test array structure;
structure in the memory device is determined based on the a complementary metal-oxide-semiconductor (CMOS) input signal, the output signal, and the test structure.
In some embodiments, a method for testing a 3D memory 65 a metal layer at a front side of the CMOS structure, the

device is disclosed. An input signal is applied to a first metal layer comprising a plurality of metal patterns;
conductive pad of the memory device by a first probe of a a second dielectric layer on the metal layer; and conductive pad of the memory device by a first probe of a

the test circuit, an output signal is received from the test structure. The output signal is received from a second ductive pad, the TAC, the interconnect structure, and at least structure. The output signal is received from a second one of the test circuit and the memory array contact are conductive pad of the memory device by a second electrically connected.
In some embodiments, a method for forming a memory 15 on the top surface of the memory device. A characteristic of In some embodiments, a method for forming a memory 15 on the top surface of the memory device. A characteristic of device is disclosed. A memory array structure including a the test structure is determined based on the inp

will so fully reveal the general nature of the present disclosure that others can, by applying knowledge within the skill

more memory array contacts. 35 illustrating the implementation of specified functions and
In some embodiments, a method for testing a memory relationships thereof. The boundaries of these functional

not be limited by any of the above-described exemplary embodiments, but should be defined only in accordance with

-
-
-
-
-
-
-
-
-
-

15

-
-
- layer and the CMOS structure,
wherein the first dielectric layer and the second dielectric 5
layer are ioined face to face, such that the memory
forming a memory array structure comprising a memory
forming a memory array s array structure is above the CMOS structure, and one or array stack and one or more memory array contacts;
more electrical connections are formed by at least the forming a through array contact (TAC) extending vertiplurality of conductive pads, the TAC, the plurality of
first contacts, the plurality of second contacts, the 10
plurality of metal patterns in the metal layer, and at
least one of the one or more memory array contacts.
fo

For memory at a front side of the least one of the one of the least one of the dielectric memory array structure;
2. The memory device of claim 1, wherein at least one of the memory array structure ;
forming a plurality o the plurality of first contacts and at least one of the plurality $\frac{10^{\circ} \text{I} \cdot \text{I}}{10^{\circ} \text{I}}$ aver.

3. The memory device of claim 2, wherein the one or more $\frac{10 \text{ mm}}{20 \text{ mm}}$ memory array structure; memory array contacts comprise at least one of a word line

4. The memory device of claim 3, wherein the plurality of $\frac{(CMOS)}{\text{string}}$ a metal layer at a front side of the CMOS conductive pads, the TAC, the plurality of first contacts, the 20 forming a metal layer at a front side of the CMOS structure, the metal layer comprising a plurality of second contacts the plurality of metal perturbatio plurality of second contacts, the plurality of metal patterns structure, the metal patterns in the metal layer computation of the metal patterns. in the metal layer, and the word line contact are electrically
connected to form a first one of the one or more electrical forming a second dielectric layer on the metal layer,

5. The memory device of claim 3, wherein the plurality of 25 layer and the CMOS structure;
structure in the second contacts in the second conductive pads, the TAC, the plurality of first contacts, the forming a plurality of second contacts the second contacts in the plurality of second contacts, the plurality of metal patterns dielectric layer; and the second dielectric in the metal layer and the bit line contact are electrically in the metal layer, and the bit line contact are electrically joining the first dielectric layer and the second dielectric
algorithm assessed to farm a second one of the one or more electrical
algorithm assessment of the s connected to form a second one of the one or more electrical layer face to face, such that the memory array structure
connections to that a physicity of context signal paths is above the CMOS structure, and one or more ele 30

of the plurality of contact signal paths are connected in partents in the metal layer, and a parallel. 35

9. The memory device of claim 1, wherein the CMOS connected to the test circuit.
 $\frac{15}{15}$. The method of claim 13, further comprising, prior to structure comprises a test circuit electrically connected to 40 15. The method of claim 13, further comprising, prior to the metal laver.

10. The memory device of claim 9, wherein the test circuit memory array structure, forming a third contact from the test circuit backside of the memory array structure, wherein: comprises at least one of a memory array structure test backside of the memory array structure, wherein :
circuit and a contact signal path test circuit.

11. The memory device of claim 10, wherein the memory 45 cally connected to the TAC by the third contact, and the at least one of a the at least one of the plurality of conductive pads is array structure test circuit comprises at least one of a the at least one of the plurality of conduction of conduction parameters is the plural in the plurality of conduction parameters is a parameter of conduction of cond memory plane test circuit, a memory block test circuit, a bit line test circuit, and a word line test circuit.

19 20

a plurality of second contacts in the second dielectric **12**. The memory device of claim 1, wherein the memory layer, array structure further comprises a third contact, wherein at wherein the metal layer is between the sec

- layer are joined face to face, such that the memory forming a memory array structure comprising a memory array structure is above the CMOS structure, and one or array strack and one or more memory array contacts:
	-
	-
	-
- of second contacts form a contact signal path.
 a The memory device of claim **2** wherein the one or more forming a plurality of conductive pads at a backside of the
- contact and a bit line contact and a bit line of the contact and a complementary metal-oxide-semiconductor contact and a bit line contact . (CMOS) structure:
	-
- connection to form a mot one of and one of indice electrical
connections to the metal layer is between the second dielectric
former the metal layer is between the second dielectric
formation of α is the connection of
	-
- connections to test a plurality of contact signal paths. $\frac{30}{20}$ is above the CMOS structure, and one or more elec-
friend proportions are formed by at least the plurality of 6. The memory device of claim 4, wherein the plurality of trical connections are formed by at least the plurality of contact signal paths are connected in series. contact signal paths are connected in series.
The memory device of claim 4, wherein at least some the plurality of second contacts, the plurality of metal α . The memory device of the one of the one of the one of the on

8. The memory device of claim 7, wherein at least one half $\frac{14.7 \text{ He method of claim 13, further comprising, prior to forming a metal layer at a front of the CMOS structure.}$ of the plurality of contact signal paths are connected in forming a test circuit, wherein the metal layer is electrically α . The memory device of claim 1, wherein the CMOS connected to the test circuit.

memory array structure, forming a third contact from the

cally connected to the TAC by the third contact; and

* * * *

Micron Ex. 1013, p. 22 Micron v. YMTC IPR2025-00119