

US010658378B2

(12) **United States Patent** (10) Patent No.: US 10,658,378 B2
Tao et al. (45) Date of Patent: May 19, 2020

(54) THROUGH ARRAY CONTACT (TAC) FOR THREE - DIMENSIONAL MEMORY DEVICES

- (71) Applicant: Yangtze Memory Technologies Co., $Ltd.,$ Wuhan, Hubei (CN) (56) References Cited
- (72) Inventors: **Qian Tao**, Hubei (CN); **Yushi Hu**,
Hubei (CN); **Zhenyu Lu**, Hubei (CN);
R 247 895 B2 8/2012 Haensch et al Li Hong Xiao, Hubei (CN); Xiaowang
Dai, Hubei (CN); Yu Ting Zhou, Hubei
(CN); Zhao Hui Tang, Hubei (CN); Mei Lan Guo, Hubei (CN); ZhiWu
Tang, Hubei (CN); Qinxiang Wei, Hubei (CN); Qianbing Xu, Hubei (CN); Sha Sha Liu, Hubei (CN); Jian Hua Sun, Hubei (CN); Enbo Wang, Hubei (CN)
- (73) Assignee: **Yangtze Memory Technologies Co.,** Ltd., Wuhan (CN)
- (*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.
- (21) Appl. No.: 16/047,182
- (22) Filed: **Jul. 27, 2018**

(65) Prior Publication Data

US 2019/0341399 A1 Nov. 7, 2019

Related U.S. Application Data

- Continuation of application $PCT / CN2018 / 085421$, filed on May 3, 2018.
- (51) Int. Cl.
 $H0IL$ 29/76 (2006.01)
 $H0IL$ 27/11582 (2017.01) H01L 27/11582 (Continued)
- (52) U.S. Cl.
CPC .. HOIL 27/11582 (2013.01); HOIL 21/76802 (2013.01) ; $H01L$ 21/76831 (2013.01); (Continued)

(45) Date of Patent: May 19, 2020

(58) Field of Classification Search None
See application file for complete search history.

FOREIGN PATENT DOCUMENTS

OTHER PUBLICATIONS

International Search Report and Written Opinion of the Interna tional Searching Authority directed to related International Patent Application No. PCT/CN2018/085421, dated Jan. 20, 2019; 9 pages .

Primary Examiner — Calvin Y Choi
(74) Attorney, Agent, or Firm — Sterne, Kessler, Goldstein & Fox P.L.L.C.

(57) **ABSTRACT**

Embodiments of interconnect structures of a three-dimensional (3D) memory device and method for forming the interconnect structures are disclosed. In an example, a 3D NAND memory device includes a semiconductor substrate, an alternating layer stack disposed on the semiconductor substrate, and a dielectric structure, which extends vertically through the alternating layer stack, on an isolation region of the substrate. Further, the alternating layer stack abuts a sidewall surface of the dielectric structure and the dielectric structure is formed of a dielectric material. The 3D memory device additionally includes one or more through array contacts that extend vertically through the dielectric structure and the isolation region, and one or more channel structures that extend vertically through the alternating layer stack .

20 Claims, 15 Drawing Sheets

200

Micron Ex. 1007, p. 1 Micron v. YMTC IPR2025-00119 Page 2

- (51) Int. Cl.
 $\begin{array}{ll}\n 101L & 21/768 \\
 1101L & 23/522\n \end{array}$ (2006.01) HOIL 23/522 (2006.01)
HOIL 27/11565 (2017.01) HOIL 27/11565 (2017.01)
HOIL 27/1157 (2017.01) HOIL 27/1157
(52) U.S. Cl.
- (52) U.S. Ci.
CPC $H01L$ 21/76877 (2013.01); $H01L$ 23/5226 (2013.01); HUIL 2//115/ (2013.01); HUIL 27/11565 (2013.01)

(56) References Cited

U.S. PATENT DOCUMENTS

FOREIGN PATENT DOCUMENTS

* cited by examiner

Micron Ex. 1007, p. 2 Micron v. YMTC IPR2025-00119

 $\frac{1}{2}$

Micron Ex. 1007, p. 3 Micron v. YMTC IPR2025-00119

Micron Ex. 1007, p. 4 Micron v. YMTC IPR2025-00119

Micron Ex. 1007, p. 5 Micron v. YMTC IPR2025-00119

Micron Ex. 1007, p. 6 Micron v. YMTC IPR2025-00119

 $FIG. 3$

Micron Ex. 1007, p. 7 Micron v. YMTC IPR2025-00119

Micron Ex. 1007, p. 8 Micron v. YMTC IPR2025-00119

Micron Ex. 1007, p. 9 Micron v. YMTC IPR2025-00119

Micron Ex. 1007, p. 10 Micron v. YMTC IPR2025-00119

Micron Ex. 1007, p. 11 Micron v. YMTC IPR2025-00119

Micron Ex. 1007, p. 12 Micron v. YMTC IPR2025-00119

Micron Ex. 1007, p. 13 Micron v. YMTC IPR2025-00119

Micron Ex. 1007, p. 14 Micron v. YMTC IPR2025-00119

Micron Ex. 1007, p. 15 Micron v. YMTC IPR2025-00119

Micron Ex. 1007, p. 16 Micron v. YMTC IPR2025-00119

Micron Ex. 1007, p. 17 Micron v. YMTC IPR2025-00119 ,

THREE-DIMENSIONAL MEMORY DEVICES

CROSS-REFERENCES TO RELATED . APPLICATIONS

This application claims the priority of PCT Patent Appli-
tion Na, $PCT/CN2018/095421$ filed on May 2, 2018, the alternational cation No. PCT/CN2018/085421 filed on May 3, 2018, the electric stack.

In some embodiments, the memory device includes a entire content of which is incorporated herein by reference.

semiconductor technology, and more particularly, to a chan-
nel hole plug structure of three-dimensional (3D) memory 15 nected to the conductor layers from the alternating conducnel hole plug structure of three-dimensional (3D) memory 15 nected to the conductor layers from the alternating conduc-
tor/dielectric stack in the staircase structure, and to the

from one technology generation to the next by improve-
ments in circuit design, fabrication integration, and fabrica-
According to some embodiments of the present disclo-
tion process. However, as the feature sizes of the tion process. However, as the feature sizes of the memory sure, a method for forming a 3D NAND memory device is cells continuously shrink, the density for planar memory disclosed herein. For example, an alternating dielect cells continuously shrink, the density for planar memory disclosed herein. For example, an alternating dielectric stack cells increases. Consequently, the fabrication techniques can 25 can be formed over a substrate. The a cells increases. Consequently, the fabrication techniques can 25 become challenging and costly.

nar memory cells stacked on top of each other) can address dielectric layer different from the first dielectric layer. A first the density limitation of planar memory cells. The 3D staircase structure can be subsequently f the density limitation of planar memory cells. The 3D staircase structure can be subsequently formed in the alter-
memory architecture includes a memory array and periph- 30 nating dielectric stack. Subsequently, channel s memory architecture includes a memory array and periph- 30 nating dielectric stack. Subsequently, channel structures and eral devices for controlling signals to and from the memory a dielectric structure—each extending ver eral devices for controlling signals to and from the memory a dielectric structure—each extending vertically the array.

layer stack with a staircase structure and one or more 40 with conductor layers through the slit openings to form a dielectric structures surrounded by the alternating layer plurality of conductor/dielectric layer pairs. T alternating conductor and dielectric layers, and the dielectric contact layer with a plurality of first contacts can be formed structures can include a single dielectric layer. The memory so that each first conductor layer device further includes multiple vertical structures that 45 conductor/dielectric stack in the first staircase structure is extend vertically through the alternating conductor/dielec-
connected to a first contact. Addition extend vertically through the alternating conductor/dielec-
to a first contact. Additionally, each channel and
tric stack, and multiple vertical structures that extend ver-
slit structure can also be connected to a respect tric stack, and multiple vertical structures that extend ver-
tically through the dielectric structures. By way of example
contact of the first contact layer. In some embodiments, and tically through the dielectric structures. By way of example contact of the first contact layer. In some embodiments, and and not limitation, vertical structures extending vertically prior to the formation of the first con and not limitation, vertical structures extending vertically prior to the formation of the first contact layer, the sacrificial through the alternating conductor/dielectric stack can so etch stop layer over each channel st include "channel" structures and "slit" structures. Vertical with a "permanent" etch stop layer.
structures extending vertically through the dielectric struc-
the some embodiments, TAC openings are etched through
tures can tures can include through array contact structures, referred to the dielectric structure and subsequently filled with a metal
herein as "through array contacts" ("TAC" structures or to form respective TAC structures that e

include an etch stop layer disposed on each channel structure layer. In other words, the TAC structures can be formed and a first contact layer with a plurality of first contacts. For concurrently with the first contact la example, each of the first contacts can be formed to physi-

In some embodiments, a second contact layer with a

cally connect to a respective conductor layer from each 60 plurality of second contacts can be formed over th

titanium nitride (TiN), tungsten (W), or combinations first contact layers, can electrically connect to the various thereof. Further each of the plurality of conductor/dielectric components of the memory device including t

THROUGH ARRAY CONTACT (TAC) FOR layer pairs can include a metal and a silicon oxide $(SiO₂)$
 ITHREE-DIMENSIONAL MEMORY DEVICES laver. The aforementioned materials are exemplary and are not limiting. As such, other appropriate materials can be used.

> In some embodiments, the memory device includes dummy (e.g., electrically non-functional) channel structures extending vertically through the alternating conductor/di-

second contact layer over the first contact layer and a third TECHNICAL FIELD contact layer over the second contact layer . The second and third contact layers include respective second and third contacts. Some contacts of the third contact layer, via the The present disclosure generally relates to the field of contacts. Some contacts of the third contact layer, via the miconductor technology and more particularly to a chan-
respective second and first contacts, are electri devices and a method for forming the same. tor/dielectric stack in the staircase structure, and to the channel and slit structures. In some embodiments, the first, EXACKGROUND second and third contact layers form an interconnect network for the 3D NAND memory device. The interconnect network can be used to transfer electrical signals between Planar memory cells have been continuously scaled down 20 network can be used to transfer electrical signals between
on one technology generation to the next by improve-
the various components of the 3D NAND memory device.

stack can include a plurality of dielectric layer pairs, where each pair includes a first dielectric layer and a second A three-dimensional (3D) memory architecture (e.g., pla-
 α each pair includes a first dielectric layer and a second
 α remory cells stacked on top of each other) can address
 α dielectric layer different from th

array . In some embodiments, the dielectric material of the BRIEF SUMMARY dielectric structure can be the same as the material of the dielectric structure can be the same as the material of the 35 second dielectric layer in the alternating dielectric stack . A Embodiments of 3D memory and fabrication methods sacrificial etch stop layer can be disposed on each channel
structure. Slit openings extending through the alternating According to some embodiments of the present disclosed includes the subsequently formed and the first dielectric stack are replaced to some embodiments of the alternating the alternating dielectric stack are replaced

herein as "through array contacts" ("TAC" structures or to form respective TAC structures that extend through the "TACs").
"TACs"). " TACs").
Additional elements of the 3D NAND memory device can embodiments, TAC structures are part of the first contact Additional elements of the 3D NAND memory device can embodiments, TAC structures are part of the first contact include an etch stop layer disposed on each channel structure layer. In other words, the TAC structures can be

alternating conductor/dielectric stack in the staircase struc-
ture, a respective etch stop layer of the channel structures,
and a respective slit structure. In some embodiments, a third contact layer with a plu-
In some e components of the memory device including the first con-

> **Micron Ex. 1007, p. 18 Micron v. YMTC IPR2025-00119**

ductor layers of the alternating conductor/dielectric stack in ment described may include a particular feature, structure, or
the first staircase structure, the channel structures, and the characteristic, but every embodim the first staircase structure, the channel structures, and the characteristic, but every embodiment may not necessarily
slit structures.
Include the particular feature, structure, or characteristic.

a doped region can be formed in the substrate. The slit $\frac{1}{2}$ embodiment. Further, when a particular feature, structure or characteristic is described in connection with an embodi-

includes one or more of polysilicon, titanium, titanium in the art to affect such feature, structure or characteristic in nitride, and tungsten. The dielectric structure can include connection with other embodiments whethe silicon oxide. Each of the plurality of dielectric layer pairs ¹⁰ itly described.

can include a silicon oxide layer and a silicon nitride layer. In general, terminology may be understood at least in part

Each of the pl

as the structure and operation of various embodiments of the 15 a singular sense or may be used to describe combinations of invention, are described in detail below with reference to the features, structures or characteris accompanying drawings. It is noted that the invention is not
accompanying drawings. It is noted that the invention is not
limited to the specific embodiments described herein. Such
limited to the specific embodiments descr limited to the specific embodiments described herein. Such understood to convey a singular usage or to convention embodiments are presented herein for illustrative purposes usage, depending at least in part upon context. only. Additional embodiments will be apparent to persons 20 It should be readily understood that the meaning of "on," skilled in the relevant art(s) based on the teachings contained "above," and "over" in the present discl skilled in the relevant art(s) based on the teachings contained " above," and "over" in the present disclosure should be skilled in the relevant art(s) based on the teachings contained interpreted in the broadest manner su

herein and form a part of the specification, illustrate embodi-
method include the meaning it is "above" or " over" something with
ments of the present disclosure and, together with the no intermediate feature or layer the description, further serve to explain the principles of the on something).
present disclosure and to enable a person skilled in the 30 Further, spatially relative terms, such as "beneath,"

a 3D memory device, according to some embodiments of the present disclosure.

forming a 3D memory device, according to some embodi-

As used herein, the term "substrate" refers to a material

onto which subsequent material layers are added, or other-

become more apparent from the detailed description set
forth below when taken in conjunction with the drawings, in 45 patterned or can remain unpatterned. Furthermore, the subforth below when taken in conjunction with the drawings, in ⁴⁵ patterned or can remain unpatterned. Furtuernore, the sub-
which like reference characters identify corresponding ele-
which like reference characters identi

Although specific configurations and arrangements are discussed, it should be understood that this is done for discussed, it should be understood that this is done for continuous structure. For example, a layer can be located illustrative purposes only. A person skilled in the art will between any pair of horizontal planes between, recognize that other configurations and arrangements can be 60 surface and a bottom surface of the continuous structure. As used without departing from the spirit and scope of the used herein, the term "top surface" or "fr used without departing from the spirit and scope of the used herein, the term "top surface" or "front side" of a
present disclosure. It will be apparent to a person skilled in structure, a layer, or an element refers to a present disclosure. It will be apparent to a person skilled in structure, a layer, or an element refers to a surface where the art that the present disclosure can also be employed in a subsequent elements or structures can

embodiment," "an embodiment," "an example embodi-
ment," "some embodiments," etc., indicate that the embodi-
ment," "some embodiments," etc., indicate that the embodi-
terms "top surface" or "front side" and "bottom surfac

In some embodiments, prior to forming the slit structure, Moreover, such phrases do not necessarily refer to the same doped region can be formed in the substrate. The slit 5 embodiment. Further, when a particular featur structure can be in contact with the doped region.
In some embodiments, the nermanent etch stop layer ment, it would be within the knowledge of a person skilled In some embodiments, the permanent etch stop layer ment, it would be within the knowledge of a person skilled
cludes one or more of polysilicon, titanium, titanium in the art to affect such feature, structure or characteri

include a metal layer and a silicon oxide layer. as used herein, depending at least in part upon context, may
Further features and advantages of the invention as well be used to describe any feature, structure, or characte Further features and advantages of the invention, as well be used to describe any feature, structure, or characteristic in
the structure and operation of various embodiments of the 15 a singular sense or may be used to des

interpreted in the broadest manner such that "on" not only means "directly on" something but also includes the meaning of "on" something with an intermediate feature or a layer BRIEF DESCRIPTION OF THE DRAWINGS ing of "on" something with an intermediate feature or a layer

²⁵ therebetween, and that "above" or "over" not only means the

The accompanying drawings, which are incorporated meaning o meaning of "above" or "over" something but can also include the meaning it is "above" or "over" something with

pertinent art to make and use the present disclosure. "Shows," "lower," "above," "upper," and the like, may be
FIGS. 1A-1C illustrate various regions of a 3D memory used herein for ease of description to describe one eleme FIGS. 1A-1C illustrate various regions of a 3D memory used herein for ease of description to describe one element device in the plan-view, according to some embodiments of or feature's relationship to another element(s) or disclosure. as illustrated in the figures. The spatially relative terms are FIG. 2 illustrates a cross-section of a 3D memory device, 35 intended to encompass different orientations of the device in according to some embodiments of the present disclosure. use or operation in addition to the orientation depicted in the FIG. 3 is a flowchart of an exemplary method for forming figures. The apparatus may be otherwise orie FIG. 3 is a flowchart of an exemplary method for forming figures. The apparatus may be otherwise oriented (rotated 90
BD memory device, according to some embodiments of the degrees or at other orientations) and the spatial esent disclosure.
FIGS. 4-13 illustrate an exemplary fabrication process for 40 ingly.

ents of the present disclosure.
The features and advantages of the present disclosure will wise "disposed." The substrate itself can be patterned.

disclosure should not be interpreted as to-scale drawings. extend over the entirety of an underlying or overlying structure, or may have an extent less than the extent of an 55 underlying or overlying structure. Further, a layer can be a DETAILED DESCRIPTION 55 underlying or overlying structure. Further, a layer can be a region of a homogeneous or inhomogeneous continuous becific configurations and arrangements are structure that has a thickness less than variety of other applications. Conversely, as used herein, the term "bottom surface" or It is noted that references in the specification to "one 65 "backside" refers to the side of the structure, layer, or terms "top surface" or "front side" and "bottom surface" or

> **Micron Ex. 1007, p. 19 Micron v. YMTC IPR2025-00119**

"backside" are used merely for description purposes and not regions 110 can include an array of NAND strings 112, each to limit the orientation of the elements, layers, or structures. including a plurality of stacked memor to limit the orientation of the elements, layers, or structures. including a plurality of stacked memory cells. TSG staircase A layer can extend horizontally, vertically, and/or along a regions 130 can be disposed on the s tapered surface. A substrate can be a layer, can include one regions 110 and adjacent to TAC region 120 in the plant-
or more layers therein, and/or can have one or more layer $\frac{1}{5}$ view. TSG staircase regions 130 or more layers therein, and/or can have one or more layer sthereupon, thereabove, and/or therebelow. A layer can thereupon, thereabove, and/or therebelow. A layer can contacts 132 formed on a staircase structure having two include multiple layers. For example, an interconnect layer levels or more. TSG contacts 132 can be electrically include multiple layers. For example, an interconnect layer levels or more. TSG contacts 132 can be electrically concan include one or more conductor and contact layers (in level to the top selective gates of NAND strings can include one or more conductor and contact layers (in are nected to the top selective gates of NAND strings 112 in which contacts, interconnect lines, and/or vias are formed) NAND string region 110 through a network of which contacts, interconnect lines, and/or vias are formed) NAND string region 110 through a network of interconnect and one or more dielectric layers.
10 contacts not shown in FIG. 1A. d one or more dielectric layers.
As used herein, the term "nominal/nominally" refers to a lim some embodiments, TAC

As used herein, the term "nominal/nominally" refers to a In some embodiments, TAC region 120 is between two desired, or target, value of a characteristic or parameter for TSG staircase regions 130 in the WL direction of th desired, or target, value of a characteristic or parameter for TSG staircase regions 130 in the WL direction of the 3D a component or a process operation, set during the design memory device. TAC region 120 can be defined a component or a process operation, set during the design memory device. TAC region 120 can be defined by a phase of a product or a process, together with a range of single-material dielectric structure 124. Multiple TAC s phase of a product or a process, together with a range of single-material dielectric structure 124. Multiple TAC structure above and/or below the desired value. The range of 15 tures 126 can be formed within TAC region 120 values can be due to slight variations in manufacturing structure 124. In some embodiments, dummy (e.g., non-
processes or tolerances. As used herein, the term "about" electrically functional) channel structures 122 are fo indicates the value of a given quantity that can vary based on outside TAC region 120 to provide mechanical support to a particular technology node associated with the subject the memory array structures. By way of example semiconductor device. Based on the particular technology 20 limitation, dummy channel structures 122 can be formed in node, the term "about" can indicate a value of a given any regions outside TAC region 120, for example,

semiconductor device with vertically-oriented strings of 25 extending in the WL direction. At least some slit structures memory cell transistors (referred to herein as "memory 114 can function as the common source contact strings," such as NAND strings) on a laterally-oriented of NAND strings 112 in NAND string regions 110. Accord-
substrate so that the memory strings extend in the vertical ing to some embodiments, slit structures 114 can d substrate so that the memory strings extend in the vertical ing to some embodiments, slit structures 114 can direction with respect to the substrate. As used herein, the 3D memory device into multiple memory blocks. term "vertical/vertically" means nominally perpendicular to 30 FIG. 1B is a plan-view of an exemplary bit line (BL) TAC
the lateral surface of a substrate. region 104 of the 3D memory device, including NAND

disclosure provide a 3D memory device with interconnect regions 110 can include an array of NAND strings 112, each structures for a memory array (also referred to herein as an including a plurality of stacked memory cells. " array device"). The interconnect structures allow contacts 35 embodiments, TAC region 120 is disposed between two to various memory array structures (e.g., NAND strings, NAND string regions 110 in the bit line direction to various memory array structures (e.g., NAND strings, gate line slits, word lines, etc.) to be fabricated in a limited gate line slits, word lines, etc.) to be fabricated in a limited memory device (labeled as "BL" in FIGS. 1A-1C). TAC number of steps (e.g., in a single step or in two steps), region 120 can be defined by a single-material number of steps (e.g., in a single step or in two steps), region 120 can be defined by a single-material dielectric thereby reducing the process complexity and manufacturing structure 124. More than one TAC structures 126 cost. In some embodiments, the interconnect structures 40 disclosed herein include bit lines in the top interconnect disclosed herein include bit lines in the top interconnect shown in FIG. 1B. Further, BL TAC region 104 can also layer, which are suitable for those 3D memory architectures include slit structures 114 with each extending i layer, which are suitable for those 3D memory architectures include slit structures 114 with each extending in the WL where the array device and a peripheral device are formed on direction. At least some slit structures 11 where the array device and a peripheral device are formed on direction. At least some slit structures 114 can function as different substrates and are subsequently joined by hybrid the common source contact for an array of

can include TAC structures for providing vertical intercon-
neces between the stacked array device and a peripheral ional) channel structures 122 are formed in part of NAND nects between the stacked array device and a peripheral tional) channel structures 122 are formed in part of NAND device (e.g., for power bus and metal routing), thereby string regions 110, for example, in the memory areas device (e.g., for power bus and metal routing), thereby string regions 110, for example, in the memory areas that are reducing metal levels and shrinking die size. In some 50 adjacent to TAC region 120 in the bit line di embodiments, the TAC structures, as part of the interconnect FIG. 1C is a plan-view of an exemplary staircase TAC structures, are formed within "single-material" dielectric region 106 of the 3D memory device, including a N structures, are formed within "single-material" dielectric region 106 of the 3D memory device, including a NAND
structures (e.g., dielectric structures that are made of a single string region 110, a staircase region 140, a dielectric as opposed to a stack of alternating dielectric 120. NAND string region 110 can include an array of NAND layers). According to some embodiment, forming TAC 55 strings 112, each including a plurality of stacked m structures in a single-material dielectric structure is advancedly cells. Staircase region 140 can include a staircase structure tageous compared to the formation of TAC structures in a tageous compared to the formation of TAC structures in a and an array of WL contacts 142 formed on the staircase stack of alternating dielectric layers in terms of etching structure. In some embodiments, TAC region 120 can

along a bit line (BL) and a word line (WL) direction as single-material dielectric structure 124. As shown in FIG.
denoted by respective axes labeled BL and WL. For 1C, staircase TAC region 106 can also include slit struct example, FIG. 1A is a plan-view of an exemplary TAC 114 with each extending in the WL direction. At least some region 102 of the 3D memory device. TAC region 102 δ s slit structures 114 can function as the common sou region 102 of the 3D memory device. TAC region 102 65 slit structures 114 can function as the common source includes NAND string regions 110, a TAC region 120, and contact for an array of NAND strings 112 in NAND string

quantity that varies within, for example, 10-30% of the value edges of NAND string regions 110 adjacent to TSG staircase
(e.g., $\pm 10\%$, $\pm 20\%$, or $\pm 30\%$ of the value).
regions 130. As shown in FIG. 1A, WL TAC re (e.g., $\pm 10\%$, $\pm 20\%$, or $\pm 30\%$ of the value). regions 130. As shown in FIG. 1A, WL TAC region 102 can As used herein, the term "3D memory device" refers to a also include a plurality of slit structures 114 with also include a plurality of slit structures 114 with each extending in the WL direction. At least some slit structures

the lateral surface of a substrate.

104 of the 3D memory device, including NAND

10 G using regions 110 and a TAC region 120. NAND string Various embodiments in accordance with the present string regions 110 and a TAC reg including a plurality of stacked memory cells. In some embodiments, TAC region 120 is disposed between two structure 124. More than one TAC structures 126 can be formed in TAC region 120 within dielectric structure 124, as bonding in a "face-to-face" configuration.
45 112 in NAND string regions 110. Slit structures 114 can also
Moreover, the interconnect structures disclosed herein divide the 3D memory device into multiple memory blocks.

capability and cost. formed in staircase region 140. TAC region 120 is defined by
According to some embodiments, FIGS. 1A-1C are plan- 60 the single-material dielectric structure 124. Multiple TAC
views of various exemplar top selective gate (TSG) staircase regions 130. NAND string region 110. Slit structures 114 can also divide the memory

> **Micron Ex. 1007, p. 20 Micron v. YMTC IPR2025-00119**

device into multiple memory blocks. In some embodiments, In some embodiments, 3D memory device 200 can be part
dummy (e.g., non-electrically functional) channel structures of a non-monolithic 3D memory device regardless of are formed in staircase region 140 outside TAC region 120 relative position (e.g. above or below) with respect to the peripheral device. For ease of reference, FIG. 2 depicts a

memory device 200, according to some embodiments of the array device substrate) is positioned below the array device present disclosure. 3D memory device 200 can include a in the x-y plane, regardless of whether substrate present disclosure. 3D memory device 200 can include a in the x-y plane, regardless of whether substrate 202 is the substrate 202. Substrate 202 can include single crystalline substrate of the non-monolithic 3D memory devi substrate 202. Substrate 202 can include single crystalline substrate of the non-monolithic 3D memory device or a silicon (Si) or another elementary semiconductor such as, thinned substrate on which the BEOL interconnect l for example, (i) germanium (Ge); (ii) a compound semicon- 10 the non-monolithic 3D memory device are formed.
ductor including silicon germanium (SiGe), silicon carbide last one embodiments, 3D memory device 200 is a
(SiC), (SiC), gallium arsenide (GaAs), gallium phosphide (GaP), NAND Flash memory device in which memory cells are indium phosphide (InP), indium arsenide (InAs), and/or provided in the form of an array of NAND strings 204 indium antimonide (InSb); (iii) an alloy semiconductor extending vertically above substrate 202. The array device including gallium arsenide phosphide (GaAsP), aluminum 15 can include a plurality of NAND strings 204 that e indium arsenide (AlInAs), aluminum gallium arsenide (Al-
GaAs), gallium indium arsenide (GaInAs), gallium indium
layer 208 pairs. The plurality of conductor/dielectric layer
layer 208 pairs. The plurality of conductor/diel phosphide (GaInP), and/or gallium indium arsenide phos-
phis are also referred to herein as "alternating conductor/
phide (GaInAsP); or (iv) combinations thereof. Further,
dielectric stack" 210. In some embodiments, the nu such as silicon on insulator (SOI) or germanium on insulator dielectric stack 210 (e.g., 32, 64, or 96) defines the number (GOI). For example purposes, substrate 202 will be of memory cells in 3D memory device 200. Conduct (GOI). For example purposes, substrate 202 will be of memory cells in 3D memory device 200 . Conductor described in the context of single crystalline Si (e.g., a Si layers 206 and dielectric layers 208 in alternati described in the context of single crystalline Si (e.g., a Si layers 206 and dielectric layers 208 in alternating conductor/ wafer). Based on the disclosure herein, other materials, as dielectric stack 210 alternate in th discussed above, can be used. These materials are within the 25 along the z-axis). In other words, except the layers at the top spirit and scope of this disclosure. In some embodiments, or bottom of alternating conductor/d by means of grinding, wet and/or dry etching, chemical 208 on both sides, or each dielectric layer 208 can be mechanical planarization (CMP), or a combination thereof. adjoined by two conductor layers 206 on both sides. Co

substrate 202 (on a top surface of substrate 202). It is noted different thicknesses. Similarly, dielectric layers 208 can that x, y, and z axes are added in FIG. 2 to further illustrate each have the same thickness or dif the spatial relationship between the various components in way of example and not limitation, the thickness of each 3D memory device 200. Substrate 202 includes two lateral conductor layer 206 can range from about 25 nm to 3D memory device 200. Substrate 202 includes two lateral conductor layer 206 can range from about 25 nm to about 40 surfaces (e.g., a top surface and a bottom surface) extending 35 nm, and the thickness of each dielectric laterally in the x-direction (the lateral direction) and y-di-
rection. As used herein, whether one component (e.g., a by way of example and not limitation, conductor layers
layer or a device) is "on," "above," or "below"

device) can be fabricated independently on different sub- 50 dielectric stack 210 can include a staircase structure 212.
strates and then bonded in a "face-to-face" configuration. In Each "level" or "step" 214 of staircase some embodiments, the array device substrate (e.g., sub-
strate one or more conductor/dielectric layer pairs on
strate 202) remains as the substrate of the bonded non-
stacked top of each other. Each conductor/dielectric l monolithic 3D memory device, and the peripheral device pair includes a conductor layer 206 and dielectric layer 208 (e.g., any suitable digital, analog, and/or mixed-signal 55 respectively. The top layer in each level 214 peripheral circuits used for facilitating the operation of 3D structure 212 is a conductor layer 206 available for inter-
memory device 200, such as page buffers, decoders, and connection in the vertical direction (e.g., a latches; not shown in FIG. 2) is positioned so that it faces the
3D memory device 200 prior to hybrid bonding. Alterna-
3D memory device 200 prior to hybrid bonding. Alterna-
have the same height. Further, adjacent levels 3D memory device 200 prior to hybrid bonding. Alterna have the same height. Further, adjacent levels 214 of stair-
tively, in some embodiments, 3D memory device 200 is ω_0 case structure 212 are being offset with one a positioned so that it faces the peripheral device (not shown nominally same distance in the x-direction. More specifi-
in FIG. 2 merely for clarity) prior to hybrid bonding. The cally, for each two adjacent levels 214 of s array device substrate (e.g., substrate 202) can be a thinned substrate and the back-end-of-line (BEOL) interconnects of substrate and the back-end-of-line (BEOL) interconnects of laterally further than the second level, thereby forming a the non-monolithic 3D memory device can be formed on the $6s$ "landing area" or a "connection point" on the non-monolithic 3D memory device can be formed on the 65 "landing area" or a "connection point" on the first level for backside (e.g. bottom surface) of the thinned array device interconnection in the vertical direct substrate 202.

(not shown in FIG. 1C).

FIG. 2 is a cross-sectional view of an exemplary 3D $\frac{1}{5}$ state of 3D memory device 200 in which substrate 202 (the FIG. 2 is a cross-sectional view of an exemplary 3D $\frac{1}{5}$ state of 3D memory device 200 in which substrate 202 (the memory device 200, according to some embodiments of the array device substrate) is positioned below t

echanical planarization (CMP), or a combination thereof. adjoined by two conductor layers 206 on both sides. Con-
3D memory device 200 can include an array device above 30 ductor layers 206 can each have the same thickness 3D memory device 200 can include an array device above 30 ductor layers 206 can each have the same thickness or substrate 202 (on a top surface of substrate 202). It is noted different thicknesses. Similarly, dielectric la

component (e.g., a layer or a device) of a semiconductor
device (c.g., 3D memory device 200) is determined relative 40 talline Si (polysilicon), doped polycrys-
device (e.g., 3D memory device 200) is determined relative 4

interconnection in the vertical direction (e.g., along the z-axis).

Micron Ex. 1007, p. 21 Micron v. YMTC IPR2025-00119 As shown in FIG. 2, each NAND string 204 includes a In some embodiments, substrate 202 includes doped channel structure 216 that extends through alternating con-
ductor/dielectric stack 210. Channel structure 216 is filled ductor/dielectric stack 210. Channel structure 216 is filled doping level. Each doped region 228 is in contact with a with semiconductor materials (e.g., as a semiconductor respective slit structure 226, as shown in FIG. 2 channel 218) and dielectric materials (e.g., as a memory film $\frac{1}{218}$ embodiments, slit structures 226 are electrically coupled to 220). In some embodiments, semiconductor channel 218 NAND strings 204 through doped re 220). In some embodiments, semiconductor channel 218 NAND strings 204 through doped regions 228.
includes Si, such as amorphous Si, polysilicon, single crys It has to be noted that NAND strings 204 and slit
talling Si atc. talline Si, etc. In some embodiments, memory film 220 is a structures 220 are partially formed in a dielectric layer 230
that is disposed over alternating conductor/dielectric stack composite stack of layers that includes a tunneling layer, a
that is disposed over alternating conductor/detectric stack
that is disposed over alternating conductor/detectric stack
at the state of the state of the state of storage layer (also known as "charge trap/storage layer"), $10\frac{210}{\mu}$. In some embodiments, dielectric layer 230 can be a and a blocking layer. Each NAND string 204 can have a layer stack made of a single dielectric international scheme cylindrical shape (e.g., a pillar shape). Semiconductor chan-
semiconductor chan-
as opposed to being a sta cylindrical shape (e.g., a pillar shape). Semiconductor chan-
nel 218, the tunneling layer, the storage layer, and the
blocking layer are arranged along a direction from the center is be the same as dielectric layer 208.

plurality of control gates (each being part of a WL). Con-
die bown in FIGS. 1A-1C). Consequently, as shown in the
ductor layer 206 in alternating conductor/dielectric stack 25 plan-views of FIGS. 1A-1C, dielectric structu ductor layer 206 in alternating conductor/dielectric stack 25 plan-views of FIGS. 1A-1C, dielectric structure 232 can be 210 can act as the control gate for memory cells in NAND surrounded by conductor/dielectric stack 210 strings 204. Additionally, each conductor layer 206 can act dielectric structure 232 can extend in the x-y plane and be as the control gate for multiple NAND strings 204 that can coplanar with dielectric layer 230 (e.g., t as the control gate for multiple NAND strings 204 that can coplanar with dielectric layer 230 (e.g., the top surfaces of extend laterally (e.g., along the x-y plane) as a WL ending dielectric structure 232 and dielect

epitaxial layer 222 and an etch stop plug 224 at the respec-
tive bottom and top of NAND string 204, as shown in FIG. "shallow trench isolation (STI) structure 233). Please note 2. For each NAND string 204, epitaxial layer 222 is referred that, STI structure 233 is exemplary and is not limiting. As to herein as an "epitaxial plug." Each of epitaxial plug 222 35 such, other isolation structures can to herein as an "epitaxial plug." Each of epitaxial plug 222 35 such, other isolation structures can be used. Further, dielecand etch stop plug 224 can be in contact with a respective tric structure 232 is in contact with end of channel structure 216. Epitaxial plug 222 can include, way of example and not limitation, STI structure 233 is
for example, a semiconductor material (e.g., single crystal-
formed on a top portion of substrate 202 an for example, a semiconductor material (e.g., single crystal formed on a top portion of substrate 202 and is filled with a line Si) that is epitaxially grown from substrate 202. Etch dielectric material, including but not l line Si) that is epitaxially grown from substrate 202. Etch dielectric material, including but not limited to $SiO₂$, for stop plug 224 can include semiconductor materials (e.g., 40 example. In some embodiments, the stop plug 224 can include semiconductor materials (e.g., 40 example. In some embodiments, the footprint of dielectric polysilicon) or conductor materials (e.g., metals). In some structure 232 is smaller or equal to the polysilicon) or conductor materials (e.g., metals). In some structure 232 is smaller or equal to the footprint of STI embodiments, etch stop plug 224 includes an opening filled structure 233. For example, in some embodimen embodiments, etch stop plug 224 includes an opening filled structure 233. For example, in some embodiments, dielectric with a titanium/titanium nitride stack (barrier and adhesion structure 232 can cover only portion of ST layer) and W (conductor). As the name suggests, etch stop In some embodiments, dielectric structure 232 includes plug 224 is an etch stop layer that prevents etching of 45 the same material with dielectric layer 230, and/or dielectric dielectrics in channel structure 216, such as $SiO₂$ and SiN , layer 208. For example, dielect during subsequent etch operations. In some embodiments, SiO₂. However, this is not limiting and therefore dielectric etch stop plug 224 acts as the drain of NAND string 204. structure 232 can include a different material

slit structures 226. Each slit structure 226 can extend ver- 50 dielectric structure 232 can have different shapes. For tically (e.g., along the z-axis) through alternating conductor/ example, as shown in the plan-views of tically (e.g., along the z-axis) through alternating conductor example, as shown in the plan-views of FIGS. 1A-1C, TAC dielectric stack 210. Slit structures 226 also extend along the region 120 can have a rectangle or squa y-axis to separate alternating conductor/dielectric stack 210 these shapes are not limiting and dielectric structures 232 into multiple blocks as discussed earlier for FIGS. 1A-1C. can have any shape according to a design Slit structures 226 are filled with conductor materials includ-55 multiple dielectric structures, like dielectric structure 232, ing, but not limited to, W, Co, Cu, Al, a silicide, or any are possible across substrate 202. dielectric layer interposed between the conductor in slit includes TACs 234, which extend vertically through dielectric structure 226 and alternating conductor/dielectric stack 210 tric structure 232. According to some emb to electrically insulate the conductor materials in the slit 60 through dielectric structure 232 can be advantageous (e.g., structure from the surrounding conductor layers in alternat-
involve fewer etch operations) compar slit structure 226 acts as the source contact for NAND ness. For example, the formation of TACs 234 in an alter-
strings 204 located in the same memory block. Conse-
nating layer stack with a thickness of about 6 µm or mor quently, a slit structure 226 can function as the "common 65 (e.g., for a 64 tier 3D memory device) requires multiple etch source contact" of multiple NAND strings 204 within a and fill operations—therefore, increases the

stant (high-k) dielectrics (e.g., with a dielectric constant (and along the y-direction—not shown from FIG. 2). In greater than 3.9), or any combination thereof. Some embodiments, dielectric structure 232 defines the eater than 3.9), or any combination thereof. some embodiments, dielectric structure 232 defines the In some embodiments, NAND strings 204 include a boundaries, the shape, and the size of TAC region 120 (e.g., in staircase structure 212. 30 In some embodiments, dielectric structure 232 is formed so In some embodiments, each NAND string 204 includes and that it is aligned to or covers at least a portion of an In some embodiments, each NAND string 204 includes an that it is aligned to or covers at least a portion of an epitaxial layer 222 and an etch stop plug 224 at the respec-
underlying isolation structure or region 233 (ther "shallow trench isolation (STI) structure 233). Please note that, STI structure 233 is exemplary and is not limiting. As

etch stop plug 224 acts as the drain of NAND string 204. structure 232 can include a different material than dielectric
In some embodiments, the array device further includes layer 208 or dielectric layer 230. In some embo

nating layer stack with a thickness of about 6 μ m or more (e.g., for a 64 tier 3D memory device) requires multiple etch memory block. The strings 204 with a multiple neutral operations $\frac{1}{2}$ and $\frac{1}{2}$ can extend through the entire thickness of

> **Micron Ex. 1007, p. 22 Micron v. YMTC IPR2025-00119**

dielectric structure 232 and extend through at least a portion interconnect contacts 248 can be formed simultaneously in of STI structure 233 in substrate 202.

TACs 234 can carry electrical signals from and/or to 3D detail.

emory device 200, such as part of the nower bus, with In some embodiments, interconnect contacts 248 in intermemory device 200, such as part of the power bus, with In some embodiments, interconnect contacts 248 in inter-
shorten interconnect routing. In some embodiments. TACs $\frac{5}{2}$ connect layer 244 can include bit lines 250 shorten interconnect routing. In some embodiments, $TACS 5$ connect layer 244 can include bit lines 250, which are
234 can provide electrical connections between 3D memory electrically connected to NAND strings 204, respect 234 can provide electrical connections between 3D memory electrically connected to NAND strings 204, respectively, by device 200 and the peripheral device (e.g., on a CMOS chip; corresponding contacts 246 and NAND string c $\frac{1}{200}$ and the peripheral device (e.g., on a CMOS emp.

Bit lines 250 can be used to individually address a corre-

(not shown in FIG. 2) and the norishand device. Feek TAC sponding NAND string 204. Interconnect cont (not shown in FIG. 2) and the peripheral device. Each TAC sponding NAND string 204. Interconnect contacts 248 can
224 is filled with an distance untwisted in high line to the state of 10 further include source lines that a 234 is filled with conductor materials, including, but not 10° further fictures 226 (source contacts). Further, interconnected to limited to, W, Co, Cu, Al, doped Si, silicides, or any site see the electrically conne

tact with the various memory array structures disclosed
herein, such as NAND strings 204, slit structures 226, and
conductor layers or WL 206 in staircase structure 212. The 20
conductor and exemplary method 300 for
contac contacts are referred to herein as "local contacts" because forming a 3D memory device similar to 3D memory device
they are in direct contact with the memory array structures, 200, according to some embodiments of the pres they are in direct contact with the memory array structures, 200, according to some embodiments of the present disclo-
and further because they are formed within dielectric layer sure. FIGS. 4-13 will be used to describe t 230. As shown in FIG. 2, local contacts can include NAND fabrication process for forming a 3D memory device using
string contacts 236, slit structure contacts 238, and WL ²⁵ method 300. By way of example and not limitati contacts 240. In some embodiments, TACs 234 are also memory device fabricated with method 300 can be the 3D
considered local contacts. As used herein, the term "contact" memory device 200 depicted in FIG. 2. It should be u considered local contacts. As used herein, the term "contact" memory device 200 depicted in FIG. 2. It should be under-
can broadly include any suitable types of interconnects stood that the operations shown in method 300 can broadly include any suitable types of interconnects stood that the operations shown in method 300 are not
including vortical interconnect access (via) lines and lateral exhaustive and that other operations can be perfo including vertical interconnect access (via) lines and lateral exhaustive and that other operations can be performed
lines (interconnect lines).

one another, e.g., on the top surface of a dielectric layer 230 operations, photoimography operations, etc. Further, the (and dielectric structure 232 for TACs 234) in which the sequence of the operations in method 300 is not limiting, and solid contacts are formed. The lower end of each local as different order local contacts are formed. The lower end of each local $\frac{35}{35}$ different order.

contact can be in direct contact with the respective memory

array structure. For example, the lower end of NAND string

operation 302, array structure. For example, the lower end of NAND string operation 302, where an alternating dielectric stack 400 is contact 236 can be in contact with etch stop plug 224 of disposed or otherwise deposited on a substrat contact 236 can be in contact with etch stop plug 224 of disposed, or otherwise deposited, on a substrate 202. For NAND string 204, and the lower end of slit structure contact example nurmoses substrate 202 in method 300 NAND string 204, and the lower end of slit structure contact example purposes, substrate 202 in method 300 will be 238 can be in contact with the upper end of slit structure 226. ₄₀ described in the context of single 238 can be in contact with the upper end of slit structure 226.40 described in the context of single crystalline Si. Based on the The lower end of each WL contact 240 can be in contact with disclosure herein, other ma The lower end of each WL contact 240 can be in contact with disclosure herein, other materials, as discussed above, can be top conductor layer or WL 206 in a respective level of used. These materials are within the spirit top conductor layer or WL 206 in a respective level of used. These materials are within the spirit and scope of this staircase structure 212. Each local contact is filled with disclosure. A plurality of first dielectric la staircase structure 212. Each local contact is filled with disclosure. A plurality of first dielectric layer 208 and second conductor materials including, but not limited to, W, Co, Cu, dielectric layer 402 pairs can be fo conductor materials including, but not limited to, W, Co, Cu, dielectric layer 402 pairs can be formed on substrate 202 to Al, silicides, or any combination thereof. Some or all of the 45 form alternating dielectric sta local contacts can be formed simultaneously in a single each dielectric layer pair includes a SiO₂ layer and a SiN contact forming process as described below in detail. layer. For example, first dielectric layer 208 can

and an interconnect layer 244 as part of its interconnect 50 402 can be made of SiN. Alternating dielectric stack 400 can structures. Contact layer 242 can include a dielectric layer be formed by one or more thin-film depo layer 242, and interconnect contacts 248 in interconnect stack 400 can range from about 4 um to about 30 um. In layer 244 can be collectively referred to herein as the some embodiments, second dielectric layer 402 can be a layer 244 can be collectively referred to herein as the some embodiments, second dielectric layer 402 can be a interconnect structures of 3D memory device 200.

conductor materials including, but not limited to, W, Co, Cu,
Al, silicides, or any combination thereof. All contacts 246 similar to alternating conductor/dielectric stack 210 of FIG.
can be formed simultaneously in a sing

In some embodiments, each interconnect contact 248 can 65 be filled with conductor materials including, but not limited be filled with conductor materials including, but not limited in FIG. 4. STI structure 233 in FIG. 4 can be formed on a to, W, Co, Cu, Al, silicides, or any combination thereof. All top portion of substrate 202. By way of

a single contact formation process as described below in detail.

limited to, W, Co, Cu, Al, doped Si, silicides, or any
combination thereof. Since TACs 234 are embedded in
dielectric structure 232, additional layers of dielectric are not
dielectric structure 232, additional layers of di

In some embodiments, each local contact is coplanar with $\frac{1}{2}$ other operations may include wet clean operations, dry etch operations and operations , photolithography operations, etc. Further, the

ntact forming process as described below in detail. layer. For example, first dielectric layer 208 can be made of As shown in FIG. 2, in addition to the local contacts. 3D SiO₂ (same as dielectric layer 230 of alternatin As shown in FIG. 2, in addition to the local contacts, $3D$ SiO₂ (same as dielectric layer 230 of alternating conductor/ memory device 200 can further include a contact layer 242 dielectric stack 210 of FIG. 2) and seco structures. Contact layer 242 can include a dietectric layer
and a plurality of contacts 246 (e.g., vias) in the dielectric
absorb including, but not limited to, chemical vapor deposition
absort. Interconnect layer 244 can terconnect structures of 3D memory device 200. sacrificial layer that will be replaced with a conductor in a In some embodiments, each contact 246 can be filled with ω_0 subsequent operation so that alternating dielectr

> According to some embodiments, substrate 202 includes isolation regions or structures, like STI structure 233 shown top portion of substrate 202. By way of example, STI

> > **Micron Ex. 1007, p. 23 Micron v. YMTC IPR2025-00119**

212 of FIG. 2) is formed from a portion of alternating the fabrication process of channel structure 216 further dielectric stack 400. In some embodiments, a "trim-etch" includes depositing memory film 220 and semiconductor dielectric stack 400. In some embodiments, a "trim-etch" includes depositing memory film 220 and semiconductor process can be used on at least one side (in the lateral channel 218 so that memory film 220 can be interposed direction, x-direction) of alternating dielectric stack 400 to between semiconductor channel 218 and the dielectric layer
form a staircase structure with multiple levels (e.g., steps). 10 pairs 402 and 402 of alternating d can be a multi-cycle process, where each cycle includes one such as polysilicon. Memory film 220 can be a composite
or more photolithography operations followed by an etch stack of dielectric layers including a combination operation. During the photolithography operations, a pat-
tunneling layer, a storage layer, and a blocking layer (not
terned photoresist (PR) layer masks a portion of dielectric 15 individually shown in FIG. 6). stack 400. A subsequent first etch process removes a prede-
termined number of dielectric pairs from the exposed por-
termined number of dielectric pairs from the exposed por-
tion of dielectric stack 400 to form a first tion of dielectric stack 400 to form a first step (e.g., first a combination thereof. Electrons or holes from the semi-
level) in dielectric stack 400. The PR is then laterally conductor channel can tunnel into a storage l trimmed (e.g., recessed in the x-direction) to expose an 20 the tunneling layer. The storage layer can include materials additional portion of dielectric stack 400. A subsequent for storing charge. The storage layer materi pairs from the newly exposed dielectric stack 400 and the
first step. Hence, a second step (e.g., second level) in include a single dielectric material, such as SiO₂, or a stack dielectric stack 400 is formed. This step formation process 25 of dielectric materials, such as $SiO_2/SiN/SiO_2$ (ONO). The continues in this fashion (e.g., a PR trim followed by an etch blocking layer can further include a stack 400 is formed and the staircase structure is complete. and memory film 220 can be formed by one or more
As a result of this process, each level can include any desired thin-film deposition processes, such as ALD, CVD number of dielectric layer pairs with alternating first dielec- 30 PECVD, any other suitable deposition processes, or a com-
tric layer 208 and second dielectric layer 402. After the bination thereof. staircase structure formation, the PR layer is removed In some embodiments, dummy channel structures (not (stripped) with a wet etch process. FIG. 5 shows the result-
shown in FIGS. 4-13; e.g., dummy channel structures 122 (stripped) with a wet etch process. FIG. 5 shows the result-
ing staircase structure 500 made from alternating dielectric FIGS. 1A-1B) are formed simultaneously with channel stack 400 according to the description of operation 304 of 35 method 300 .

In some embodiments, the etch process used in operation filled with the same materials as those in channel structures 304 can be a dry etch process that uses a single etch gas 216. However, local contacts are not formed on chemistry for both dielectric layers 208 and 402. Alterna-
thannel structures to provide electrical connections with
tively, the etch process used in operation 304 can use 40 other components of the 3D memory device. Thus, tively, the etch process used in operation 304 can use 40 other components of the 3D memory device. Thus, the different etch chemistries for each dielectric layer. Further, dummy channel structures cannot be used for formi depending on the selectivity of the etch chemistry, the etch memory cells in the 3D memory device, i.e., they are not process can be timed, end-pointed, or a combination thereof. electrically functional or otherwise operat

230 stack 400. In some embodiments, a CMP or a dry etch Referring to FIG. 3, method 300 continues with operation process can be used to planarize the top surface of dielectric 308 and the formation of an opening in the alt layer 230, as shown in FIG. 5. By way of example and not dielectric layer stack. Formation of the opening involves limitation, dielectric layer 230 can be SiO_2 deposited by etching portions of dielectric layer 230 and d thickness of dielectric layer 230 over alternating dielectric through the etched portions of dielectric layer 230 and stack 400 can range from about 10 to about 1000 nm. In dielectric stack 400), as shown in FIG. 6. In oth stack 400 can range from about 10 to about 1000 nm. In dielectric stack 400), as shown in FIG. 6. In other words, the some embodiments, dielectric layer 230 is the same as opening can be formed so that it is aligned to ST

FIG. 3, where a channel structure can be formed over cannot expose STI structure 233 and a portion of substrate substrate 202. However, this is not limiting and additional 202. However, the opening can expose a portion of substrate 202. However, this is not limiting and additional 202. However, the opening can expose a portion of STI channel structures can be formed. Each channel structure structure 233. This can be accomplished via photoli channel structures can be formed. Each channel structure structure 233. This can be accomplished via photolithogra-
can extend vertically through the alternating dielectric stack by and etch methods (patterning). For examp 400, as discussed earlier. Fabrication of each channel struc- 60 thography can be used to form a patterned PR structure or a ture begins by etching a channel hole through dielectric patterned hard mask (HM) (not shown in F ture begins by etching a channel hole through dielectric patterned hard mask (HM) (not shown in FIG. 6) over layer 230 and alternating dielectric stack 400 until substrate dielectric layer 230. The patterned PR structure o 202 is exposed through the channel hole. Prior to filling the HM can have an opening that exposes an area of dielectric channel hole, an epitaxial plug 222 can be grown through the layer 230. The opening in the patterned P channel hole from substrate 202, as shown in FIG. 6. By way 65 patterned HM can be positioned so that it is over an area of of example and not limitation, epitaxial plug 222 can be the underlying STI structure 233. Areas single crystalline Si. The height of epitaxial plug 222 can be 230 , where the formation of a dielectric structure is not

structure 233 can be formed prior to the formation of controlled through the epitaxial growth process conditions.
alternating dielectric stack 400. STI structures can be filled Channel structure 216 can be subsequently fo

as aluminum oxide (Al_2O_3) . Semiconductor channel 218 and memory film 220 can be formed by one or more

FIGS. 1A-1B) are formed simultaneously with channel structures 216. The dummy channel structures can extend ethod 300. vertically through the alternating layer stack and can be
In some embodiments, the etch process used in operation filled with the same materials as those in channel structures process can be timed, end-pointed, or a combination thereof. electrically functional or otherwise operational. In some After the staircase structure formation, dielectric layer embodiments, the dummy channel structures are After the staircase structure formation, dielectric layer embodiments, the dummy channel structures are used as 230 is deposited over staircase structure 500 and dielectric 45 structural elements.

some embodiments, dielectric layer 230 is the same as opening can be formed so that it is aligned to STI structure dielectric layer 208 of dielectric stack 400, e.g., SiO₂. 233. In some embodiments, the opening cannot e electric layer 208 of dielectric stack 400, e.g., SiO_2 . 233. In some embodiments, the opening cannot expose an Method 300 continues with operation 306, as illustrated in 55 area beyond the STI structure 233. For example layer 230. The opening in the patterned PR structure or patterned HM can be positioned so that it is over an area of

> **Micron Ex. 1007, p. 24 Micron v. YMTC IPR2025-00119**

desired, are covered by the patterned PR structure or pat-
terms of plug 224 can be coplanar with dielectric layer 704. In
termed HM. A subsequent dry etch process removes the
some embodiments, a metallic stack, such as Ti terned HM. A subsequent dry etch process removes the some embodiments, a metallic stack, such as Ti/TiN/W, can exposed portions of dielectric layer 230 and dielectric stack be deposited to fill plug opening 706, followed b 400—e.g., through the openings in the patterned PR struc-
ture or patterned HM—until STI structure 233 of substrate s dielectric layer 704 coplanar. In some embodiments, etch ture or patterned HM—until STI structure 233 of substrate 202 is exposed. In some embodiments, the dry etch process 202 is exposed. In some embodiments, the dry etch process stop plug 224 can be sacrificial so that it can be replaced in can be a multi-step, anisotropic etch that can be terminated a subsequent operation. For example, a s (e.g., stopped) when STI structure 233 is exposed. By way plug 224 can include an oxide instead of polysilicon or a of example and not limitation, the dry etch process can metallic stack. A sacrificial etch stop plug 224 c include the same or different etch chemistry for each layer 10 removed at a later operation and replaced with a "perma-
(e.g., dielectric layer 230 and alternating dielectric stack nent" etch stop plug made of polysilicon structure 233, as shown in FIG. 6. As discussed above, width dielectric stack 400. For example, slit opening 900 can be $600w$ of opening 600 can be equal or shorter than width 15 formed by dry etching dielectric layers 2 233w of STI structure 233 (e.g., $600 \le 233 \le$). In some SiO₂ and SiN) in dielectric stack 400, as shown in FIG. 9. In embodiments, opening 600 may extend partially into STI some embodiments, doped regions 228 can be su opening 600 may also remove (recess) portion of the top implantation and thermal diffusion through the slits. Alter-
surface of STI structure 233. It is noted that opening 600 20 natively doped regions 228 can be formed du surface of STI structure 233. It is noted that opening 600 20 natively doped regions 228 can be formed during an earlier shown in FIG. 6 can also extend in the y-direction (not fabrication stage, for example, prior to the shown in FIG. 6 can also extend in the y-direction (not fabrication stage, for example, prior to the formation of shown in the view of FIG. 6) and its size can be defined by dielectric stack 400, according to some embodime the patterned PR structure or patterned HM and the process In operation 314 of method 300, slit openings 900, shown conditions during the etch process. In any direction, the area in FIG. 9, can be used for a "gate replacem of opening 600 can be equal or smaller than the area of STI 25 structure 233, according to some embodiments. Additionstructure 233, according to some embodiments. Addition-
ally, multiple openings, like opening 600, can be formed 400 are replaced with conductor layers 206 (shown in FIG. concurrently during operation 306 of method 300 in other 10; e.g., W). As a result, alternating dielectric stack 400 is areas of dielectric stack 400. Further, each opening 600 can converted to alternating conductor/dielec be formed over an STI structure 233. In some embodiments, 30 shown in FIG. 2.
the aspect ratio of opening 600 can range from about 0.1 to The replacement of second dielectric layers 402 with the aspect ratio of opening 600 can range from about 0.1 to about 10.

currently with channel structure 216. In an alternative equal to, or greater than, 500:1) towards second dielectric
embodiment, opening 600 can be formed after the formation 35 layer 402 (e.g., SiN), in comparison to first of channel structure 216, or before the formation of channel 208 (e.g., SiO₂). By way of example and not limitation, the structure 216. Each of the aforementioned sequence of wet etch chemistry can include hot phospho structure 216. Each of the aforementioned sequence of wet etch chemistry can include hot phosphoric acid operations may require additional number of photolithogra (H_3PO_4) . Since the wet etch chemistry is highly selective operations may require additional number of photolithogra (H_3PO_4) . Since the wet etch chemistry is highly selective phy, etch, or deposition operations. After the formation of towards SiN, any layers or structures (inclu opening 600 , the patterned PR structure or patterned HM can 40 be removed (stripped) with a wet etch process.

operation 310, where opening 600 can be filled with a Conce second dielectric layers 402 are fully removed (e.g., dielectric layer 702. In some embodiments, dielectric layer teched), a conductive layer can be deposited by suitable process that can fill a high aspect ratio structure. By ings 900. As a result, conductor layers 206 can be formed
way of example and not limitation, dielectric layer 702 can between first dielectric layers 208 as be the same as dielectric layer 230, and/or first dielectric way of example and not limitation, the conductor materials layer 208. A CMP process or a dry etch process can be used 50 can include W, Co, Cu, Al, polysilicon s dielectric layer 230 and dielectric layer 702 are coplanar as or barrier layers (not shown in FIG. 10) may also be shown in FIG. 7. As a result, dielectric structure 232 is deposited prior to the deposition of the conducto formed in dielectric stack 400. In some embodiments, In some embodiments, conductive layers 206 can be depos-
dielectric structure 232 defines the borders of TAC region 55 ited with a deposition-etch-deposition process to

can be deposited over dielectric layers 230 and 232 and be form slit structures 226 as shown in FIG. 10. In some subsequently patterned to form plug openings 706 as shown ω_0 embodiments, conductor material 1004 can be in FIG. 7. Etch stop plug 224 can be subsequently formed on the conductor material in conductor layers 206. For
channel structures 216 by filling plug openings 708 using example, slit structures 226 can be filed with W, Co CVD, PVD, any other suitable processes, or any combina-
tion thereof, as shown in FIG. 8. In some embodiments, 65 of slit structure 226 from conductor layers 206, a dielectric polysilicon can be used to fill plug opening 706 followed by layer 1008 (e.g., SiO₂) can be deposited therebetween. A a CMP process to remove the excess polysilicon so that etch CMP process can subsequent remove excess c

be deposited to fill plug opening 706, followed by a CMP process to make the top surface of etch stop plug 224 and

in FIG. 9, can be used for a "gate replacement" process (also known as the "WL replacement" process) in which second converted to alternating conductor/dielectric stack 210 shown in FIG. 2.

bout 10.
In some embodiments, opening 600 can be formed con-
tch process that is highly selective (e.g., with selectivity towards SiN, any layers or structures (including first dielectric layer 208 and dielectric structure 702) made of oxide be removed (stripped) with a wet etch process. (e.g., $SiO₂$) will not be etched or removed (i.e., will not be In referring to FIGS. 3 and 7, method 300 continues with affected by the wet etch process).

openings can be filled with a conductor material 1004 to form slit structures 226 as shown in FIG. 10. In some CMP process can subsequent remove excess conductor

> **Micron Ex. 1007, p. 25 Micron v. YMTC IPR2025-00119**

material over dielectric layer 704 as shown in FIG. 10. The contacts 236, slit structure contacts 238, and upper WL lower end of slit structure 226 can be in contact with doped contacts 240-1 and a single deposition proces lower end of slit structure 226 can be in contact with doped contacts 240-1 and a single deposition process can be region 228. In some embodiments, slit structure 226 can performed to fill all the openings of NAND string c region 228. In some embodiments, slit structure 226 can performed to fill all the openings of NAND string contacts function as a source contact that is electrically connected to 236, slit structure contacts 238, and upper NAND string 204 through doped region 228 of substrate 5202

blanket deposited over dielectric layer 704 across substrate In Referring to FIG. 3 and method 300, the formation of 202 so that local contacts can be formed in dielectric layer the TAC structures (and the rest of the seco 1100. In some embodiments, the contact formation process 10 can be formed in operation 318. Referring to FIG. 12, and can be divided into two separate photolithography/etch according to some embodiments, after forming the can be divided into two separate photolithography/etch according to some embodiments, after forming the first set
operations to accommodate the formation of contacts with of local contacts (e.g., NAND string contacts 236, operations to accommodate the formation of contacts with of local contacts (e.g., NAND string contacts 236, slit
different depths or heights. For example, the shortest local structure contacts 238, and upper WL contacts 24 different depths or heights. For example, the shortest local structure contacts 238, and upper WL contacts 240-1) a contacts (e.g., the NAND string contacts, the slit structure second set of local contacts can be formed, i contacts, and the upper WL contacts of the staircase struc- 15 234 and lower WL contacts 240-2 that are close to substrate ture) can be formed first, and the tallest local contacts (e.g., 202 . TACs 234 can be formed in the TACs and the lower WL contacts of the staircase and 232—and lower WL contacts 240-2 can be formed in structure) can be formed second. Merely for simplicity, the dielectric layers 1100, 704, and 230—by first etching ver aforementioned shorter local contacts can be collectively tical openings (e.g., by dry etching), followed by filling the referred to as first local contacts, and the aforementioned 20 openings with conductor materials usin

thin-film deposition processes, including ALD, CVD, PVD, con, silicides, or any combination thereof. In some embodi-
any other suitable processes, or any combination thereof. 25 ments, prior to the conductor material depos any other suitable processes, or any combination thereof. 25 ments, prior to the conductor material deposition, a barrier
Dielectric layer 1100 can include dielectric materials, layer, an adhesion layer, and/or a seed laye including, but not limited to, SiO₂, SiN, SiON, or any TACs 234 can be formed by etching through the entire combination thereof. First local contacts—such as NAND thickness of dielectric structure 702. Since both TACs 23 combination thereof. First local contacts—such as NAND thickness of dielectric structure 702. Since both TACs 234 string contacts 236, slit structure contacts 238, and upper and lower WL contacts 240-2 are formed in oxide WL contacts 240-1—can be formed through dielectric layer 30 (e.g., dielectric layers 1100, 704, 232, and 230) the overall 1100 by first etching vertical openings (e.g., with a dry etch), etching process can be simplified i 1100 by first etching vertical openings (e.g., with a dry etch), etching process can be simplified in terms of etching chem-
followed by filling the openings with conductor materials istry, etching process tooling, overall using ALD, CVD, PVD, any other suitable processes, or any and cost. By way of example and not limitation, the open-
combination thereof. By way of example and not limitation, ings for TACs 234 and lower WL contacts 240-2 c include W, Co, Cu, Al, polysilicon, silicides, or a combina-
tion thereof. In some embodiments, prior to the conductor
material fill, the openings can be filled with a barrier layer,
and/or a seed layer. In some embodi-
be ments, prior to filing the openings, the oxide sacrificial etch 40 replacement process together with the other local contacts in stop plugs 224 can be replaced with permanent etch stop a common contact forming process. plugs made of polysilicon or a metallic stack, as discussed In some embodiments, the lower end of TACs 234 can be above.

selectivity between the etched layer (e.g., a dielectric layer) The lower end of each lower WL contacts 240-2 can be in and the underlying layer (a conductor, a nitride or oxide, contact with the corresponding top conducto and the underlying layer (a conductor, a nitride or oxide, contact with the corresponding top conductor layer 206 etc.). For example, in the case of NAND string contacts 236 , (WL) of a corresponding level in the stair etc.). For example, in the case of NAND string contacts 236, (WL) of a corresponding level in the staircase structure, as etch stop plug 224 filled with an oxide different from shown in FIG. 12. The upper ends of all the l etch stop plug 224 filled with an oxide different from shown in FIG. 12. The upper ends of all the local contacts dielectric layer 1100 or a nitride can prevent further etching 50 (including both the first and second sets into NAND strings 204 during the formation of the first local can be coplanar with one another at the top surface of contact openings. In the case of slit structure contacts 238 dielectric layer 1100. The second set of loc contact openings. In the case of slit structure contacts 238 dielectric layer 1100. The second set of local contacts and upper WL contacts 240-1, further etching can be pre-
(including TACs 234 and lower WL contacts 240-2)

A discussed earlier, first local contacts—such as NAND processes as illustrated in FIGS. 11 and 12.
string contacts 236, slit structure contacts 238, and upper It is understood that in some embodiments, all the local
WL co WL contacts 240-1—can be concurrently formed in the 60 contacts (including both the first and second sets of local same contact forming process. The first local contact form-
contacts) can be simultaneously formed in a sin ing process can include multiple processes, for example, forming process. That is, the two contact forming processes photolithography, etch, thin-film deposition, and CMP. In illustrated in FIGS. 11 and 12 can be combined process can be performed only once for all the first local 65 contacts. For example, a single lithography and etch process contacts. For example, a single lithography and etch process for all of NAND string contacts 236, slit structure contacts can be used to form all the openings of NAND string 238, TACs 234, upper WL contacts 240-1, and lowe

236, slit structure contacts 238, and upper WL contacts 240-1 with the same conductor materials. In some embodi-2. ments, a CMP process can remove excess deposited material
Referring to FIG. 11, a dielectric layer 1100 can be from the top surface of dielectric layer 1100.

second set of local contacts can be formed, including TACs 234 and lower WL contacts 240-2 that are close to substrate tallest local contacts can be collectively referred to as second
local contacts, the conductor materials used for filling the local contacts.
Dielectric layer 1100 can be formed by one or more can include, but are not limi

ove.

Etching of dielectric layers to form the openings of first 202, as shown in FIG. 12. For example, TACs 234 can Etching of dielectric layers to form the openings of first 202, as shown in FIG. 12. For example, TACs 234 can local contacts can be controlled via the "inherent" etch 45 extend through STI structure 233 and stop on substr vented due to the presence of conductor material 1004 and
conductor in the same contact forming process
conductor layer 206, which can act as an etch stop layer for 55 after the formation of the first set of local contacts

> contact forming process. In some embodiments, each process in the contact forming process can be performed once 238, TACs 234, upper WL contacts 240-1, and lower WL

> > **Micron Ex. 1007, p. 26 Micron v. YMTC IPR2025-00119**

10

contacts 240-2. For example, a single lithography process According to some embodiments, contacts 246 and inter-
can be performed followed by a single etch process and a connect contacts 248 can be formed in a single conta

plurality of contacts can be formed over the local contacts. ⁵ the interconnect structures including local contacts and As illustrated in FIG. 13, contact layer 242 (including a contacts 246 and 248 can be formed in a li As illustrated in FIG. 13, contact layer 242 (including a contacts 246 and 248 can be formed in a limited number of dielectric layer 1302 and contacts 246) can be formed over fabrication steps to reduce the fabrication com dielectric layer 1302 and contacts 246) can be formed over fabrication steps to reduce the fabrication complexity and dielectric layer 1100. Dielectric layer 1302 can be formed by cost. one or more thin-film deposition processes, including ALD,
CVD, PVD, any other suitable processes, or any combina- ¹⁰ disclosure provide a 3D memory device with interconnect CVD, PVD, any other suitable processes, or any combina- 10 disclosure provide a 3D memory device with interconnect tion thereof. Dielectric layer 1302 can include dielectric structures for a memory array. The interconnec tion thereof. Dielectric layer 1302 can include dielectric structures for a memory array. The interconnect structures materials, including, but not limited to, SiO, SiN, SiON, or allow contacts for various memory array str any combination thereof. Contacts 246 can be formed NAND strings, gate line slits, WLs, etc.) to be fabricated in through dielectric layer 1302 by first etching vertical open- $_{15}$ a limited number of operations (e.g., i in two operations), thereby reducing the process complexity
with conductor materials using ALD, CVD, PVD, any other
suitable processes, or any combination thereof. The conduc-
tornect structures disclosed herein can includ limited to, W, Co, Cu, Al, polysilicon, silicides, or any $_{20}$ combination thereof. In some embodiments, prior to the combination thereof. In some embodiments, prior to the peripheral device are formed on different substrates and are conductor material deposition, a barrier layer, an adhesion subsequently joined by hybrid bonding in a fac conductor material deposition, a barrier layer, an adhesion subsequently joined by hybrid bonding in a face-to-face layer, and/or a seed layer can be deposited in the contact configuration.

As shown in FIG. 13, the lower end of each contact 246 25 include TACs for providing vertical interconnects between can be in contact with the upper end of a corresponding local the stacked array device and peripheral devi can be in contact with the upper end of a corresponding local the stacked array device and peripheral device (e.g., for contact, for example, NAND string contact 236, slit struc-
power bus and metal routing), thereby reduc contact, for example, NAND string contact 236, slit struc-
ture contact 238, TAC 1200, or WL contacts 240-1 and
levels, improving the packing density and decrease the die ture contact 238, TAC 1200, or WL contacts 240-1 and levels, improving the packing density and decrease the die
240-2. In some embodiments, all contacts 246 in contact size. In some embodiments, the TACs in the interconnec 240-2. In some embodiments, all contacts 246 in contact size. In some embodiments, the TACs in the interconnect layer 242 can be simultaneously formed in the same contact 30 structures disclosed herein are formed in forming process. In some embodiments, each contact 246 of ture that can be easily etched to form through holes therein contact layer 242 is a via. Further, contact layer 242 can be compared to a stack of alternating dielec contact layer 242 is a via. Further, contact layer 242 can be compared to a stack of alternating dielectric layers or a stack referred to as the "Via0 (V0)" level/bottom level of the of alternating conductor/dielectric la referred to as the "Via0 (V0)" level/bottom level of the of alternating conductor/dielectric layers. Therefore, fabri-
interconnect structures of 3D memory device 200 . cation complexity and cost can be reduced. The diel

nect layer can be formed. As illustrated in FIG. 13, inter-
connect layer stack of dielectrics to a conductor/dielectric layer
connect layer 244 (including a dielectric layer 1308 and
interconnect contacts 248) can be form layer 242. Dielectric layer 1308 can be formed by one or semiconductor substrate, an alternating layer stack disposed more thin-film deposition processes, such as ALD, CVD, 40 on the semiconductor substrate, and a dielectr PVD, any other suitable processes, or any combination extending vertically through the alternating layer stack, on thereof. Dielectric layer 1308 can include dielectric materi-
an isolation region of the substrate. Further als, including, but not limited to, SiO_2 , SiN , $SiON$, or any layer stack can abut a sidewall surface of the dielectric combination thereof. By way of example and not limitation, structure and the dielectric structure is layer 1308 by first etching vertical openings (e.g., with a dry one or more TACs that extend vertically through the dielection process), followed by filling the openings with conductions of more of more of more channel str etch process), followed by filling the openings with conduc-
tric and isolation region, and one or more channel structures
tor materials using ALD, CVD, PVD, any other suitable
that extend vertically through the alternatin processes, or any combination thereof. The conductor mate-
rials used to fill interconnect contacts 248 can include, but 50 formed between each of the one or more channel structures
are not limited to, W, Co, Cu, Al, polys are not limited to, W, Co, Cu, Al, polysilicon, silicides, or and the semiconductor substrate, an etch stop plug disposed any combination thereof. In some embodiments, prior to the on each of the one or more channel struct any combination thereof. In some embodiments, prior to the one each of the one or more channel structures, a staircase conductor material deposition, a barrier layer, an adhesion structure disposed in the alternating layer conductor material deposition, a barrier layer, an adhesion structure disposed in the alternating layer, and one or more
layer, and/or a seed layer is formed.

contact 248 can be in contact with the upper end of corre-
sponding connect 246 in contact layer 242, so that each sidewall surface of the TACs. interconnect contact 248 can be electrically connected to a

In some embodiments, the 3D memory device is a NAND

corresponding memory array structure, such as NAND

3D memory device.

strings 204, slit structures 226, and connect layer 244 can be concurrently formed in the same in some embodiments, the dielectric layer comprises
contact forming process. In some embodiments, each inter-
connect contact 248 can be an interconnect line, and in level/bottom level of the interconnect structures of 3D In some embodiments, the dielectric material is silicon memory device 200. memory device 200.

single deposition process.
In some embodiments, an additional contact layer with a forming Cu contacts. Nevertheless, as illustrated in FIG. 13,

the top interconnect layer. These bit lines are suitable for 3D memory architectures in which the array device and the

opening.
As shown in FIG. 13, the lower end of each contact 246 25 include TACs for providing vertical interconnects between interconnect structures of 3D memory device 200. cation complexity and cost can be reduced. The dielectric Subsequently, a plurality of third contacts in an intercon- 35 structure can be formed prior to the conversion of a

yer, and/or a seed layer is formed. contact layers disposed on the one or more TACs, channel
As shown in FIG. 13, the lower end of each interconnect 55 structures, and slit structures.

Micron Ex. 1007, p. 27 Micron v. YMTC IPR2025-00119

50

through array contact region within the 3D memory device. In some embodiments a method for forming a 3D memory In some embodiments. an area of the dielectric structure $\frac{1}{2}$ device further includes forming slit openin

device includes forming an isolation structure on a substrate, method further includes replacing the second dielectric layer
disposing an alternating dielectric layer stack on the sub-
 $\frac{1}{2}$ through the slit openings w disposing an alternating dielectric layer stack on the sub-
strate, where the alternating dielectric layer stack includes
 $\frac{10 \text{ the alternative cluster level}}{100 \text{ ft}}$ of the slit of states in a literating dielectric
layer stack includes as a TAC region of the 3D memory device, removing structure.

portions of the dielectric structure and the isolation structure $\frac{20}{20}$ In some embodiments, forming the opening in the alter-

until the substrate is exp until the substrate is exposed to form a TAC opening that nating dielectric layer stack includes performing a dry etch vertically extends through the dielectric structure and the process. isolation structure, and filling the TAC opening with a In some embodiments, the alternating dielectric/conduc-
conductor to form a TAC structure in the TAC region, tor layer stack abuts a sidewall of the dielectric struct

In some embodiments, before forming the TAC opening sidewall surface of each TAC structure.

In some embodiments, a 3D memory device includes a the method further includes forming slit openings that In some embodiments, a 3D memory device includes a
synone a doned region of the substrate by extending verti-
substrate with an isolation structure; an alternating con expose a doped region of the substrate by extending verti-
cally in the alternating dielectric layer replacing the second
tor/dielectric layer stack disposed on the substrate; a dielec-
cally in the alternating dielectric cally in the alternating dielectric layer, replacing the second tor/dielectric layer stack disposed on the substrate; a dielectric layer theoretic layer stack disposed on the substrate; a dielectric layer theoretic layer s dielectric layer through the one or more slit openings with a ³⁰ tric structure extending vertically unough the alternating
conductor/dielectric layer stack over the isolation structure, conductor layer to convert the alternating dielectric layer conductor/dielectric layer stack over the isolation structure,
the alternation structure where the alternating conductor/dielectric layer stack abuts stack to an alternating dielectric/conductor layer stack, and
a sidewall surface of the dielectric structure and the dielecfilling the one or more slit openings with a conductor to form
or more slit structure is formed of a dielectric material; channel
one or more slit structures extending vertically in the alter-
 $\frac{1}{35}$ structures extendi

tric layer includes depositing the dielectric layer with a tor layer of the staircase structure; and a local contention a plasma-enhanced chemical 45 disposed on each channel structure and slit structure.

device includes disposing an alternating dielectric layer cations are intended to be within the meaning and range of stack on a substrate, where the alternating dielectric layer equivalents of the disclosed embodiments, ba stack on a substrate, where the alternating dielectric layer equivalents of the disclosed embodiments, based on the stack includes pairs of a first dielectric layer and a second teaching and guidance presented herein. It i stack includes pairs of a first dielectric layer and a second teaching and guidance presented herein. It is to be under-
dielectric layer different from the first dielectric layer; 60 stood that the phraseology or terminol forming channel structures extending vertically through the purpose of description and not of limitation, such that the alternating dielectric layer; etching the alternating dielectric terminology or phraseology of the pre alternating dielectric layer; etching the alternating dielectric terminology or phraseology of the present specification is to layer stack to form an opening, where the opening exposes be interpreted by the skilled artisan layer stack to form an opening, where the opening exposes be interpreted by the skilled artisan in light of the teachings an isolation region in the substrate; filling the opening with and guidance. a dielectric layer to form a dielectric structure as a TAC 65 Embodiments of the present disclosure have been region that is equal or smaller than the isolation region; described above with the aid of functional building b

In some embodiment, the dielectric structure includes an region to form TAC openings that expose the substrate; and oxide.

filling the TAC openings with a conductor to form TAC ide. filling the TAC openings with a conductor to form TAC
In some embodiment, the dielectric structure defines a structures in the TAC region.

In some embodiments, an area of the dielectric structure 5 device further includes forming slit openings extending equal to or smaller than an area of the isolation region vertically through the alternating dielectric laye is equal to or smaller than an area of the isolation region. vertically through the alternating dielectric layer, where the substrate. The some embodiments a method for forming 3D memory slit openings expose a doped region In some embodiments a method for forming 3D memory
vice includes forming an isolation structure on a substrate and method further includes replacing the second dielectric layer strate, where the alternating dielectric layer stack includes
pairs of a first dielectric layer and a second dielectric layer
different from the first dielectric layer. The method further
includes forming a staircase struc

wherein the TAC structure is in contact with the substrate. 25 In some embodiments, the dielectric structure abuts a
In some embodiments, before forming the TAC opening sidewall surface of each TAC structure.

nating dielectric/conductor layer stack.

In some embodiments, before forming a channel structures extending vertically through the alternating con-

ductor/dielectric layer stack; and through array contacts

in some embod

In some embodiment, removing portions of the alternat- 40 includes a staircase structure disposed in the alternating
ing dielectric layer stack includes performing a dry etch
tree conductor/dielectric layer stack, where th process.
In some embodiments, filling the opening with the dielec-
layer thereon; a word line contact disposed on each conduc-I ayer thereon; a word line contact disposed on each conductor layer of the staircase structure; and a local contact

vapor deposition, or a physical vapor deposition process. In some embodiments, the dielectric structure abuts a
In some embodiments, filling the opening with the dielec-
sidewall of the each TAC.

In some embodiments, the dielectric structure includes a
In some embodiments, filling the opening with the dielec-
In some embodiments of the 3D memory device.

In some embodiments, the first dielectric layer includes an array contact region of the specific embodiments in some embodiments, the first dielectric layer includes an will so fully reveal the general nature of the presen oxide and the second dielectric layer comprises a nitride. Sure that others can, by applying knowledge within the skill
In some embodiments, the first dielectric layer includes a of the art, readily modify and/or adapt for silicon oxide and the second dielectric layer comprises a
silicon such specific embodiments, without undue experimen-
silicon nitride.
In some embodiments a method for forming a 3D memory
present disclosure. Therefore, suc In some embodiments a method for forming a 3D memory present disclosure. Therefore, such adaptations and modifi-
device includes disposing an alternating dielectric layer cations are intended to be within the meaning and r

etching through the dielectric structure and the isolation illustrating the implementation of specified functions and

Micron Ex. 1007, p. 28 Micron v. YMTC IPR2025-00119

,

10

relationships thereof. The boundaries of these functional disposing a word line contact on the conductor layer of the building blocks have been arbitrarily defined herein for the each level of the staircase structure; building blocks have been arbitrarily defined herein for the convenience of the description. Alternate boundaries can be convenience of the description. Alternate boundaries can be forming one or more slit structures extending vertically in defined so long as the specified functions and relationships the alternating dielectric layer stack;

15 more but not all exemplated by the inventor(s), and thus, are

not intellectric ayer to form a

not intellectric structure as contemplated by the inventor(s), and thus, are

not intellectric structure as a through array co

1. A three-dimensional (3D) memory device, comprising:
a semiconductor substrate:

- an alternating layer stack disposed on the semiconductor substrate:
- strate and extending vertically through the alternating 10. The method of claim 9, wherein the forming one or layer stack, wherein the alternating layer stack abuts a more slit structures comprises; layer stack, wherein the alternating layer stack abuts a sidewall surface of the dielectric structure and the

one or more through array contacts (TACs) extending 25 vertically through the dielectric structure and the isovertically through the dielectric structure and the iso replacing the second dielectric layer through the one or
lation region;
 $\frac{1}{2}$ more slit openings with the conductor layer to convert

-
-
-

-
-
- 40
-
- 4. The 3D memory device of claim 1, wherein the layer comprises an oxide and the second dielectric layer alternating layer stack comprises alternating pairs of a comprises a nitride.
dielectric and a conductor layer.
5. Th 45
- electric material is silicon oxide.

6. The 3D memory device of claim 1, wherein the an alternating conductor/dielectric layer

7. The 3D memory device of claim 1, wherein the 50 a dielectric structure on the isolation structure and extend-
electric structure defines a through array contact region ing vertically through the alternating conductor/di dielectric structure defines a through array contact region ing vertically through the alternating conductor/dielec-
within the 3D memory device. This is a vertically through the alternating conductor/
 $\frac{d}{dt}$ are stack,

dielectric structure has a footprint equal to or smaller than the isolation region. the isolation region.
1. formed of a dielectric material;
1. A method for forming a 3D memory device, the method channel structures and slit structures extending vertically 55

- substrate, the alternating dielectric layer stack compris- 60 comprises level ing pairs of a first dielectric layer and a second dielec-
layer thereon; ing pairs of a first dielectric layer and a second dielectric layer different from the first dielectric layer;
- disposing a staircase structure in the alternating dielectric layer stack, wherein the staircase structure comprises layer stack, wherein the staircase structure comprises local contacts disposed on the channel structures and the levels with each level having a conductor layer thereon; $\frac{65}{100}$ slit structures; and
- forming a channel structure extending vertically in the through array contacts (TACs) extending vertically alternating dielectric layer stack; through the dielectric and the isolation structures.
-
-
- thereof are appropriately performed.

The Summary and Abstract sections may set forth one or

The Summary and Abstract sections may set forth one or

ture:

The opening exposes the isolation structure

ture:
	-
	-
	- Following stands and their equivalents.

	What is claimed is: dielectric structure and the isolation structure;

	1.4 three-dimensional (3D) memory device comprising: filling the TAC opening with a conductor to form a TAC structure in the TAC region, wherein the TAC structure is in contact with the substrate; and
	- substrate;
a disposing a local contact on the channel structure, the one
a dielectric structure on an isolation region of the sub- 20 or more slit structures, and the TAC structure.

- sidewall surface of the dielectric structure and the forming slit openings extending vertically in the alternat-
dielectric structure is formed of a dielectric material;
ing dielectric layer stack, wherein the slit opening ing dielectric layer stack, wherein the slit openings expose a doped region of the substrate;
- lation region;

one or more channel structures extending vertically

the alternating dielectric layer stack to an alternating

dielectric layer stack to an alternating through the alternating layer stack; dielectric/conductor layer stack; and an epitaxial layer between the one or more channel 30 filling the one or more slit openings with a conductor.

structures and the semiconductor substrate; **11.** The method of claim 9, wherein the disposing the an etch stop plug on each of the one or more channel staircase structure comprises performing a trim-etch process and the stop plug on each of the one or more channel staircase structure comprises performing a trim-etch process structures;
structures:
the alternating dielectric layer stack before forming the structures;
a staircase structure in the alternating layer;
channel structure.
channel structure.

slit structures extending vertically in the alternating layer 35 12. The method of claim 9, wherein filling the opening stack; and with the dielectric layer comprises depositing the dielectric one or more contact layers on one or more contact layers on the one or more TACs , the layer with a chemical vapor deposition , a plasma - enhanced

one or more channel structures, and the slit structures.

2. The 3D memory device of claim 1, wherein the process.

dielectric structure abuts a sidewall surface of the TACs.

3. The 3D memory device claim 1, wherein the 3

an alternating conductor/dielectric layer stack disposed on the substrate; dielectric structure comprises an oxide.

T. The 3D memory device of claim 1, wherein the 50 a dielectric structure on the isolation structure and extend-

- 8. The 3D memory device of claim 1, wherein the dielectric layer stack abuts a sidewall surface of the electric structure has a footprint equal to or smaller than dielectric structure and the dielectric structure is
- 9. The method forming an isolation structure on a substrate;
 $\frac{1}{2}$ a staircase structure disposed in the alternating conductor/
 $\frac{1}{2}$ a staircase structure disposed in the alternating conductor/
	- disposing an alternating dielectric layer stack on the dielectric layer stack, wherein the staircase structure substrate, the alternating dielectric layer stack compris- 60 comprises levels with each level having a conduct
		- a word line contact disposed on the conductor layer of the each level:
		-
		-

16. The 3D memory device of claim 15, wherein the dielectric structure abuts a sidewall of each TAC of the

17. The 3D memory device of claim 15, wherein the dielectric structure comprises a through array contact region 5 of the 3D memory device.

18. The 3D memory device of claim 15, further comprising:

- an etch stop plug interposed between each local contact of the local contacts and each channel structure of the 10 channel structures; and
- an epitaxial layer disposed between the channel structures

19. The 3D memory device of claim 15, wherein the dielectric material comprises silicon oxide. 15

20. The 3D memory device of claim 15, wherein the TACs comprise a conductive material.

* * * * *