

US010515799B2

(54) METHODS FOR REPAIRING SUBSTRATE (56) References Cited LATTICE AND SELECTIVE EPITAXY

- (71) Applicant: Yangtze Memory Technologies Co., Ltd., Wuhan, Hubei (CN)
- (72) Inventors: Xiao Jun Wang, Hubei (CN); Wei

Zhou, Hubei (CN); Lin Kang Xu, FOREIGN PATENT DOCUMENTS Hubei (CN); Guan Nan Li, Hubei (CN)
- (73) Assignee: Yangtze Memory Technologies Co.,
Ltd., Wuhan, Hubei (CN)
- (*) Notice: Subject to any disclaimer, the term of this OTHER PUBLICATIONS patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.
-
- (22) Filed: **Jul. 26, 2018**

(65) **Prior Publication Data**

US 2019/0362970 A1 Nov. 28, 2019

Related U.S. Application Data

- (63) Continuation of application No. PCT/CN2018/
088247, filed on May 24, 2018.
- (51) Int. Cl.

- (52) U.S. Cl.
CPC HOIL 21/02645 (2013.01); HOIL 21/0245
(2013.01); HOIL 21/02513 (2013.01); HOIL 21/02658 (2013.01); H01L 21/26513 (2013.01); H01L 21/26533 (2013.01); H01L 21/31116 (2013.01); H01L 27/115 (2013.01)
- (58) Field of Classification Search None

See application file for complete search history.

United States Patent (10) Patent No.: US 10,515,799 B2
Wang et al. (45) Date of Patent: Dec. 24, 2019 (45) Date of Patent: Dec. 24, 2019

U.S. PATENT DOCUMENTS

2006/0240656 A1 2010/0015766 Al 10/2006 Ahn 1/2010 McMullan et al . (Continued)

International Search Report and Written Opinion for international
U.S.C. 154(b) by 0 days.
Application No. PCT/CN2018/088247. Chinese Patent Office. Beijing, Application No. PCT/CN2018/088247, Chinese Patent Office, Beijing,
dated Feb. 25, 2019, 11 pages. (21) Appl. No.: $16/046,717$ dated Feb. 25, 2019, 11 pages. (Continued)

Primary Examiner - Thien F Tran (74) Attorney, Agent, or Firm - Sterne, Kessler, Goldstein & Fox P.L.L.C.

(57) **ABSTRACT**

400

The present disclosure describes patterned devices and methods for repairing substrate lattice damage in a patterned device. The patterned device includes a substrate, an alternating conductor and dielectric stack atop the substrate, a channel hole extending through the alternating conductor and dielectric stack to the substrate, and an substrate . A part of the substrate in contact with the epitaxial grown layer has a dopant or doping concentration different from an adjacent part of the substrate. The method includes forming a channel hole in an insulating layer atop a sub strate, forming an amorphous layer in a top side of the substrate below the channel hole, heating to crystallize the amorphous layer, and growing an epitaxial layer on the crystallized layer in the channel hole.

16 Claims, 5 Drawing Sheets

Micron Ex. 1026, p. 1 Micron v. YMTC IPR2025-00119 Page 2

 (51) Int. Cl.

(56) References Cited

U.S. PATENT DOCUMENTS

FOREIGN PATENT DOCUMENTS

OTHER PUBLICATIONS

Search Report for Chinese Application No. 201880000844.2, Chinese Patent Office, dated Apr. 24, 2019, 2 pages. nese Patent Office, dated Apr. 24, 2019, 2 pages.
Office Action for Chinese Application No. 201880000844.2, Chinese Patent Office, dated May 5, 2019, 18 pages.
Office Action for Chinese Application No. 201880000844.2, Chinese Patent Office, dated Oct. 23, 2019, 25 pages.

* cited by examiner

Micron Ex. 1026, p. 2 Micron v. YMTC IPR2025-00119

 $\begin{bmatrix} 100 \\ 1 \end{bmatrix}$

FIG. 1

Micron Ex. 1026, p. 3 Micron v. YMTC IPR2025-00119

200

FIG. 2

Micron Ex. 1026, p. 4 Micron v. YMTC IPR2025-00119

300

FIG . 3

Micron Ex. 1026, p. 5 Micron v. YMTC IPR2025-00119

 $\sqrt{\frac{400}{}}$

FIG. 4

Micron Ex. 1026, p. 6 Micron v. YMTC IPR2025-00119

FIG. 5

Micron Ex. 1026, p. 7 Micron v. YMTC IPR2025-00119

40

Epitaxy is the growth of a crystalline layer, typically from 250 keV. The implanted material includes one or more of III a seed layer. Selective epitaxial growth (SEG) is one type of element. IV element, V element, and ine a seed layer. Selective epitaxial growth (SEG) is one type of element. IV element, V element, and inert element. The epitaxy adapted for growth of a single crystalline layer on implanted material includes one or more of si only a selected portion(s) of a substrate called seed window ¹⁰ boron, phosphorus, germanium, and argon.

areas in a channel hole. The surface of the substrate can be selectively exposed by removing an intervening protec layer to form a seed window area. With the scaling down of a first sub-process and a second sub-process. In the first device dimensions, such as for three-dimensional (3D) sub-process one or more of III element is implante device dimensions, such as for three-dimensional ($3D$) sub-process, one or more of III element is implanted with a NAND flash memory devices, reduced seed window area 15 comparatively lower energy. In the second sub-pr dimensions and SEG pre-cleaning processes can cause non-
uniformity in the substrate surface. In particular, SEG pre-
cleaning processes can greatly affect the epitaxial growth
the some embodiments, heating the amorphous l

hydrogen chloride (HCl) gas will be used to remove a
damaged substrate. However, it is hard to control the HCl
lattice damage in a patterned device includes forming a
flow. If the HCl gas flow is too high, an undamaged sub will also be removed and the channel hole CD (Critical strate, forming an amorphous layer in the substrate by ion
Dimension) will be enlarged and the device performance implantation through the channel hole, transforming t may shift. If the HCl gas flow is too low, unwanted growth amorphous layer to a crystallized layer by crystallizing the of silicon will occur on the sidewalls of the channel hole and amorphous layer through solid-phase epi block the channel hole. Both conditions can affect overall ³⁰ an epitaxial layer with the crystallized layer as a seed layer.
product yield. Further, the thermal budget (i.e., maximum
temperature) of subsequent processes temperature) of subsequent processes for repair of a damaged substrate lattice is limited. The non-uniformity in

Embodiments of patterned devices and fabrication meth-

ods thereof are disclosed herein.

ods thereof are disclosed herein.

ods thereof are disclosed herein.
 $\frac{1}{100}$ and the present disclosure.

In some embodiments,

strate. patterned device with a repaired substrate lattice, according
In some embodiments dielectric stack includes alternating conductor and dielectric
Iayers. The dopant of the part of the substrate in contact with DETAI layers. The dopant of the part of the substrate in contact with the epitaxial grown layer includes one or more of III element, IV element, and V element. The dopant of the part Although specific configurations and arrangements are of the substrate in contact with the epitaxial grown layer 55 discussed, it should be understood that this is of the substrate in contact with the epitaxial grown layer 55 discussed, it should be understood that this is done for includes one or more of silicon, carbon, boron, phosphorus, illustrative purposes only. A person skille

lattice damage in a patterned device includes forming a
the present disclosure. It will be apparent to a person skilled
channel hole in an insulating layer atop a substrate, forming ω in the pertinent art that the pres channel hole in an insulating layer atop a substrate, forming ω in the pertinent art that the present disclosure an amorphous layer in a top side of the substrate below the employed in a variety of other applications. channel hole, heating to crystallize the amorphous layer, and Tt is noted that references in the specification to "one growing an epitaxial layer on the crystallized layer in the embodiment," "an embodiment," "an example e anisotropic reactive ion etch. The method further includes 65 ment described may include a particular feature, structure, or cleaning the channel hole after the channel hole is formed. Characteristic, but every embodiment

METHODS FOR REPAIRING SUBSTRATE the group consisting of plasma etching, hydrogen chloride
LATTICE AND SELECTIVE EPITAXY etching, and hydrogen fluoride etching.

PROCESSING
 EXECUTE: In some embodiments, forming the amorphous layer

BACKGROUND

BACKGROUND

Epitaxy is the growth of a crystalline layer, typically from
 $\frac{5 \times 10^{15} \text{ in}}{250 \text{ keV}}$. The implant energy is 25 keV

Significant substrate lattice damage can occur when a
to 200 sec. The insulating layer includes alternating first and
channel hole is formed in a patterned device. Normally
second insulating layers.

substrate surface makes device processing difficult to control The accompanying drawings, which are incorporated and can adversely affect device performance. ³⁵ herein and form a part of the specification, illustrate emb ments of the present disclosure and, together with the BRIEF SUMMARY description, further serve to explain the principles of the present disclosure and to enable a person skilled in the

and germanium.
In some embodiments, a method for repairing substrate can be used without departing from the spirit and scope of

Micron Ex. 1026, p. 8 Micron v. YMTC IPR2025-00119

Moreover, such phrases do not necessarily refer to the same phase of a product or a process, together with a range of embodiment. Further, when a particular feature, structure or values above and/or below the desired value embodiment. Further, when a particular feature, structure or characteristic is described in connection with an embodicharacteristic is described in connection with an embodi-
memorial values can be due to slight variations in manufacturing
ment, it would be within the knowledge of a person skilled
processes or tolerances. As used herein, in the pertinent art to effect such feature, structure or 5 indicates the value of a given quantity that can vary based on characteristic in connection with other embodiments a particular technology node associated with th

from usage in context. For example, the term "one or more" quantity that varies within, for example, 10-30% of the value as used herein, depending at least in part upon context, may 10 (e.g., $\pm 10\%$, +20%, or $\pm 30\%$ as used herein, depending at least in part upon context, may be used to describe any feature, structure, or characteristic in be used to describe any feature, structure, or characteristic in As used herein, the term "patterned device" refers to a a singular sense or may be used to describe combinations of semiconductor device with vertically orie a singular sense or may be used to describe combinations of semiconductor device with vertically oriented layers on a features, structures or characteristics in a plural sense. laterally oriented substrate so that the laye Similarly, terms, such as "a," "an," or "the," again, may be vertical direction with respect to the substrate. As used understood to convey a singular usage or to convey a plural 15 herein, the term "vertical/vertically" m understood to convey a singular usage or to convey a plural 15 herein, the term "vertical/vertically" means no
usage, depending at least in part upon context.
pendicular to the lateral surface of a substrate.

" above," and " over" in the present disclosure should be a seed layer. Epitaxy includes homoepitaxy (i.e., one mate-
interpreted in the broadest manner such that " on" not only rial), heteroepitaxy (i.e., two or more diff interpreted in the broadest manner such that "on" not only rial), heteroepitaxy (i.e., two or more different materials), means "directly on" something but also includes the mean- 20 heterotopotaxy (i.e., form of 3D growth) ing of "on" something with an intermediate feature or a layer (i.e., form of 3D), or other equivalent forms. SEG is one type
therebetween, and that "above" or "over" not only means the of epitaxy adapted for growth of a si meaning of "above" or "over" something but can also include the meaning it is "above" or "over" something with no intermediate feature or layer therebetween (i.e., directly 25 on something).

used herein for ease of description to describe one element
or East window area dimensions are similar in magni-
or feature's relationship to another element(s) or feature(s) 30 tude to the diffusion length of growth compo or feature's relationship to another element(s) or feature(s) 30 as illustrated in the figures. The spatially relative terms are as illustrated in the figures. The spatially relative terms are (i.e., atom on a crystal surface), the impact of the seed intended to encompass different orientations of the device in window area on epitaxial growth rate i intended to encompass different orientations of the device in window area on epitaxial growth rate is significant. The use or operation in addition to the orientation depicted in the surface of the substrate can be selecti figures. The apparatus may be otherwise oriented (rotated 90 memoving an intervening protective layer to form a seed degrees or at other orientations) and the spatially relative 35 window area. The basis of SEG processes i

onto which subsequent material layers are added. The sub-
With the scaling down of device dimensions, such as for
strate itself can be patterned. Materials added on top of the 40 three-dimensional 3D NAND flash memory devi substrate can be patterned or can remain unpatterned. Fur-
thermore, the substrate can include a wide array of semi-
conductor materials, such as silicon, germanium, gallium
surface. SEG pre-cleaning processes can greatly conductor materials, such as silicon, germanium, gallium surface. SEG pre-cleaning processes can greatly affect the arsenide, indium phosphide, etc. Alternatively, the substrate epitaxial growth rate and thickness of an ep arsenide, indium phosphide, etc. Alternatively, the substrate epitaxial growth rate and thickness of an epitaxial layer in can be made from an electrically non-conductive material, 45 the seed window area, as well as corro

portion including a region with a thickness. A layer can extend over the entirety of an underlying or overlying extend over the entirety of an underlying or overlying damage, the SEG rate can be affected and result in inconstructure, or may have an extent less than the extent of an 50 sistencies for each channel hole in a patterned underlying or overlying structure. Further, a layer can be a
can affect overall product yield. Further, the thermal budget
region of a homogeneous or inhomogeneous continuous
(i.e., maximum temperature) of subsequent proce structure that has a thickness less than the thickness of the repair of a damaged substrate lattice is limited. The non-
continuous structure. For example, a layer can be located uniformity in substrate surface makes devic between any pair of horizontal planes between, or at, a top 55 difficult to control.
surface and a bottom surface of the continuous structure. A To form high aspect ratio trenches in a patterned device,
layer can extend ho tapered surface. A substrate can be a layer, can include one epitaxial growth. To improve the substrate interface post-
or more lavers therein, and/or can have one or more laver etch. SEG pre-cleaning treatment can be used or more layers therein, and/or can have one or more layer etch, SEG pre-cleaning treatment can be used to clean the thereupon, thereabove, and/or therebelow. A layer can 60 native oxide and substrate grains. For example, d include multiple layers. For example, an interconnect layer hydrofluoric acid (DHF) can be used for removing native can include one or more conductor and contact layers (in oxide and high temperature HCl gas can be used fo can include one or more conductor and contact layers (in oxide and high temperature HCl gas can be used for remov-
which contacts, interconnect lines, and/or vias are formed) ing damaged silicon. However, a large flow of e

processes or tolerances. As used herein, the term " about" indicates the value of a given quantity that can vary based on whether or not explicitly described. Semiconductor device. Based on the particular technology node associated with the subject whether or not explicitly described . In general, terminology may be understood at least in par

It should be readily understood that the meaning of "on," Epitaxy is the growth of a crystalline layer, typically from "above," and "over" in the present disclosure should be a seed layer. Epitaxy includes homoepitaxy (i. areas in a channel hole. SEG is controlled by differential nucleation, and can be effected by substrate lattice nonuniformity, sidewall faceting, and defect generation. Seed window area refers to the two-dimensional size of an Further, spatially relative terms, such as "beneath," window area refers to the two-dimensional size of an "below," "lower," "above," "upper," and the like, may be exposed surface where an epitaxial layer is to be grown. descriptors used herein may likewise be interpreted accord-
inglantation conditions such that single crystal
ingly.
As used herein, the term "substrate" refers to a material window area.

such as a glass, a plastic, or a sapphire wafer.

As used herein, the term "layer" refers to a material and hole is formed in a patterned device. Due to lattice nel hole is formed in a patterned device. Due to lattice damage of the substrate and non-uniformity of the lattice

and one or more dielectric layers. HCl) may damage or corrode the silicon channel hole during
As used herein, the term "nominal/nominally" refers to a 65 the process. Further, for a low flow of etchant (e.g., HCl)
desired, selectivity will be reduced correspondingly, which means

> **Micron Ex. 1026, p. 9 Micron v. YMTC IPR2025-00119**

some unwanted silicon defects can grow on the channel hole silicon oxynitride, organosilicate glass, spin-on-glass sidewalls. These defects can block the channel hole and lead (SOG), and/or any other suitable dielectric ma to device failure. The non-uniformity in epitaxial layer some embodiments, first bottom insulating layer 104, section changes and surface roughness of substrate lattice areas ond bottom insulating layer 106, intermediate i post-cleaning makes device processing difficult to control 5 layer 116, alternating insulating layer 110, and/or top insulating and may adversely affect device performance. Further, epi-
lating layer 108 can be formed or d and may adversely affect device performance. Further, epi-

tating layer 108 can be formed or deposited by any suitable

taxial growth may not occur at certain substrate lattice areas,

methods including chemical vapor dep

example, a silicon film. Typically, SPE occurs at an interface alternating insulating layer 110 can be an alternating con-
of amorphous silicon and crystalline silicon. The substrate is ductor and dielectric stack. For exa heated to crystallize the film, for example, by rapid thermal insulating layer 114 can be a conductor (e.g., polysilicon, annealing (RTA). When lattice damage of the film is minor, 15 tungsten, tantalum, copper, etc.) and the lattice damage can be repaired by heating, some defects initride, etc.). In some embodiments, alternating insulating can still remain. However, when the damaged layer becomes layer 110 can be selectively etched and the can still remain. However, when the damaged layer becomes layer 110 can be selectively etched and then formed with a amorphous silicon, SPE occurs and defects caused by lattice conductor. For example, second patterned insu

lattice damage. The disclosed methods and structures can be
insulating layer 114.
incorporated into fabricated devices, for example, 3D In some embodiments, first patterned insulating layer 112
25 can be made of silicon ox

substrate 102, first bottom insulating layer 104, second suitable material different from first patterned insulating
bottom insulating layer 106, intermediate insulating layer 112. For example, second patterned insulating strates channel holes 120 with exposed seed window areas nium-silicon. In some embodiments, second patterned insu-
122 on substrate 102. Channel hole 120 extends through top lating layer 114 can include silicon nitride. In insulating layer 108, alternating insulating layer 110, inter-
ments, first patterned insulating layer 112 can include any
mediate insulating layer 116, second bottom insulating layer 35 suitable insulating materials, for

bottom insulating layer 104. Intermediate insulating layer 40 ond material), arranged vertically (along z-axis) over sub-
116 is formed atop second bottom insulating layer 106. strate 102. In some embodiments, first patter Alternating insulating layer 110 is formed atop intermediate layer 112 and corresponding underlying second patterned insulating layer 116. Alternating insulating layer 110 can insulating layer 114 are referred to as an ele patterned insulating layer 114 in a vertically alternating 45 lating layer 114 is a sacrificial layer, to be removed subse-
stacked pattern. As shown in FIG. 1, patterned device 100 quently for disposing gate metal materia stacked pattern. As shown in FIG. 1, patterned device 100 quently for disposing gate metal material for forming pat-
can additionally include top insulating layer 108. Top insu-
terned structures, for example, wordlines. I lating layer 108 is disposed atop alternating insulating layer embodiments, alternating insulating layer 110 can be formed

by alternatingly disposing first patterned insulating layer 112

silicon. In some embodiments, substrate 102 includes any 102. For example, first patterned insulating layer 112 can be suitable material for forming patterned device 100. For disposed over substrate 102, first bottom insul example, substrate 102 can include silicon, silicon germa-
nium, silicon carbide, silicon on insulator (SOI), germanium
nium insulating layer 116, and second patterned insulating layer
on insulator (GOI), glass, gallium ni

on insulator (GOI), glass, gallium nitride, gallium arsenide, 55 114 can be disposed on first patterned insulating layer 112,

In some embodiments, first bottom insulating layer 104,

In some embodiments, alternating

insu 106, intermediate insulating layer 116, alternating insulating 65 etching (RIE). In some embodiments, the etching of top layer 110, and/or top insulating layer 108 can be any suitable insulating layer 108, alternating insu

which could cause current leakage at a bottom or dummy
splasma-enhanced CVD (PECVD), low pressure CVD (LP-
selective gate in the patterned device. CVD), atomic layer deposition (ALD), pulsed laser deposi-
Solid-phase epita damage can be minimized.
The present disclosure describes embodiments of patterned insulation, the selectively etched and removed, and a conductor . The present disclosure describes embodiments of patterned and removed, t The present disclosure describes embodiments of pat (e.g., polysilicon, tungsten, tantalum, copper, etc.) can be terned devices and methods to repair or reduce substrate formed in the corresponding place of second patterne

FIG. 1 illustrates patterned device 100, according to and layer 114 can be made of silicon nitride. In some embodi-
exemplary embodiment. Patterned device 100 can include ments, second patterned insulating layer 114 can in

First bottom insulating layer 104 is formed atop substrate layer 112 (i.e., first element or first material) and second 102. Second bottom insulating layer 106 is formed atop first patterned insulating layer 114 (i.e., sec patterned insulating layer 114 (i.e., second element or second material), arranged vertically (along z-axis) over sub-112 by alternatingly disposing first patterned insulating layer 112
In some embodiments, substrate 102 can be made of 50 and second patterned insulating layer 114 over substrate In some embodiments, substrate 102 can be made of 50 and second patterned insulating layer 114 over substrate silicon. In some embodiments, substrate 102 includes any 102. For example, first patterned insulating layer 112 terned structures, for example, wordlines. In some

mediate insulating layer 116, second bottom insulating layer

Micron Ex. 1026, p. 10 Micron v. YMTC IPR2025-00119

106, and/or first bottom insulating layer 104 can be per-
formed in one etching process or different etching processes.
For example, the etching processes can be plasma processes, mance. In some embodiments, the material c for example, RIE using oxygen-based plasma. In some with an implant energy of 25 keV to 250 keV. In some embodiments, RIE process can include etchant gas, for 5 embodiments, total dosage of the implantation is higher than embodiments, RIE process can include etchant gas, for \bar{s} embodiments, total dosage of the implantation is higher than example, carbon tetrafluoride (CF₄), sulfur hexafluoride 5×10^{15} ion/cm³. In some embodime (SF₆), fluoroform (CHF₃), and/or other suitable gases. is -100° C. to 23° C. In some embodiments, the implant Numerous other etching methods can also be suitable. In process includes multiple sub-processes. For e using a mask, for example, a photoresist mask that can be 10 sub-process. For example, in the first sub-process, one or patterned, and etching portions top insulating layer 108, more of III element is implanted with a comp alternating insulating layer 110, intermediate insulating energy, and in the second sub-process, one or more of V
layer 116, second bottom insulating layer 106, and/or first element is implanted with a comparatively higher bottom insulating layer 104 exposed by the patterned mask Referring to FIG. 3, patterned device 300 is similar to using a suitable etching process, e.g., dry etch. In some 15 patterned device 100 of FIG. 1. FIG. 3 illustra embodiments, damaged layer 117 is formed in the top side device 300, according to an exemplary embodiment. Pat-
of substrate 102 due to lattice damage in the etching process. terned device 300 includes annealed layer 140 (of substrate 102 due to lattice damage in the etching process. terned device 300 includes annealed layer 140 (also known In some embodiments, channel hole 120 can be through top as crystallized layer). Annealed layer 140 i insulating layer 108, alternating insulating layer 110, inter-
mealing amorphous layer 130, for example, by RTA. In
mediate insulating layer 116, second bottom insulating layer 20 some embodiments, amorphous layer 130 can mediate insulating layer 116, second bottom insulating layer 2006 , and/or first bottom insulating layer 104 and substan-106, and/or first bottom insulating layer 104 and substan 600° C. to 800° C. for 20 sec to 200 sec to form annealed tially into substrate 102. The mask can be removed after layer 140. For example, amorphous layer 130 can b tially into substrate 102. The mask can be removed after layer 140. For example, amorphous layer 130 can be channel hole 120 is formed.

SEG pre-cleaning to clean the native oxide and damaged 25 annealed layer 140 becomes a crystalline layer. In some layer 117 from the previous etching process. For example, embodiments, annealed layer 140 merges with substr HCl etching, HF etching, BOE, BHF etching, or plasma etch cleaning can be used to remove the native silicon oxide layer cleaning can be used to remove the native silicon oxide layer 102. In some embodiments, annealed layer 140 becomes a and any broken silicon grains.

FIGS. 2-4 illustrate embodiments of patterned devices to 30 In some embodiments, annealing can be done by one or repair or reduce substrate lattice damage. FIGS. 2-4 illus- more heating processes. For example, annealing ca ments. The embodiments of patterned device 200, 300, 400 resistive heating, inductive heating, and/or any other suitable shown in FIGS. 2-4 and the embodiments of patterned method of annealing. device 100 shown in FIG. 1 are similar. Similar reference 35 Referring to FIG. 4, patterned device 400 is similar to numbers are used to indicate similar features of the embodi-

patterned device 100 of FIG. 1. FIG. 4 illu ments of patterned device 200, 300, 400 shown in FIGS. 2-4 and similar features of the embodiments of patterned device and similar features of the embodiments of patterned device terned device 400 includes selective epitaxial layer 150 in
100 shown in FIG. 1.

terned device 200 shown in FIG. 2 and the embodiments of taxial layer 150 can be formed by SEG. As discussed above, patterned device 100 shown in FIG. 1 is the addition of annealed layer 140 repairs and/or reduces substrat 117. The main difference between the embodiments of selective epitaxial layer 150 in channel hole 120. Further, patterned device 300 shown in FIG. 3 and the embodiments 45 selective epitaxial layer 150 reduces current leak annealed layer 140. The main difference between the growth in channel hole 120.

embodiments of patterned device 400 shown in FIG. 4 and In some embodiments, selective epitaxial layer 150 can be the embodiments of patterne the embodiments of patterned device 100 shown in FIG. 1 is the addition of selective epitaxial layer 150.

Referring to FIG. 2, patterned device 200 is similar to patterned device 100 of FIG. 1. FIG. 2 illustrates patterned device 200, according to an exemplary embodiment. Pat-
termed device 200 includes amorphous layer 130. As shown ments, selective epitaxial layer 150 can be single-crystalline. in FIG. 2, amorphous layer 130 can be ion implanted into 55 FIG. 5 illustrates flow diagram 500 for repairing and/or damaged layer 117 of FIG. 1 below channel hole 120.

reducing substrate lattice damage, accordingly to a

implanted into substrate 102. For example, amorphous layer in FIG. 5 may be needed to perform the disclosure provided
130 can be shallow ion implanted into substrate 102. For herein. Further, some of the steps may be perfo element, and inert element. For example, implanted material embodiments.

can be one or more of silicon, carbon, boron, phosphorus, In step 502, as shown in the example of FIG. 1, channel

germanium, and argon. In some emb

more of III element is implanted with a comparatively lower energy, and in the second sub-process, one or more of V

annel hole 120 is formed.
In some embodiments, channel hole 120 can undergo be annealed at 800° C. for 20 sec. In some embodiments, embodiments, annealed layer 140 merges with substrate 102 when the implanted material is the same as that of substrate

patterned device 100 of FIG. 1. FIG. 4 illustrates patterned device 400, according to an exemplary embodiment. Pat-100 shown in FIG. 1.

11. channel hole 120. Selective epitaxial layer 150 is formed in

11. channel hole 120 by epitaxy. For example, selective epi-

> tive epitaxial layer 150 can be epitaxial silicon, silicon germanium, germanium, III-V compound material, II-VI compound material, organic semiconductor material, and/or
other suitable semiconductor materials. In some embodi-

damaged layer 117 of FIG. 1 below channel hole 120. reducing substrate lattice damage, accordingly to an exem-
In some embodiments, amorphous layer 130 can be ion plary embodiment. It is to be appreciated that not all step

extends through top insulating layer 108, alternating insu-

Micron Ex. 1026, p. 11 Micron v. YMTC IPR2025-00119 lating layer 110, intermediate insulating layer 116, second 5×10^{15} ion/cm³. In some embodiments, implant temperature bottom insulating layer 106, and first bottom insulating layer is -100° C. to 23° C. In som 104 is formed atop substrate 102. Second bottom insulating implant process includes a first sub-process and a second layer 106 is formed atop first bottom insulating layer 104. *s* sub-process. For example, in the first su Intermediate insulating layer 116 is formed atop second more of III element is implanted with a comparatively lower bottom insulating layer 106. Alternating insulating layer 110 energy, and in the second sub-process, one o is formed atop intermediate insulating layer 116. Alternating element is implanted with a comparatively higher energy.

insulating layer 110 can include first patterned insulating In step 506, as shown in the example of FI vertically alternating stacked pattern. As shown in FIG. 1, 140 (also known as crystallized layer). Annealed layer 140 patterned device 100 can additionally include top insulating is the result of annealing amorphous layer layer 108. Top insulating layer 108 is disposed atop alter-
nating insulating layer 110. In some embodiments, patterned annealed at 600° C. to 800° C. for 20 sec to 200 sec to form nating insulating layer 110. In some embodiments, patterned annealed at 600° C. to 800° C. for 20 sec to 200 sec to form device 100 can include a plurality of channel holes 120. In 15 annealed layer 140. For exa device 100 can include a plurality of channel holes 120. In 15 annealed layer 140. For example, amorphous layer 130 can some embodiments, channel hole 120 can be formed by be annealed at 600° C. for 200 sec, or amorp some embodiments, channel hole 120 can be formed by be annealed at 600° C. for 200 sec, or amorphous layer 130 etching. For example, channel hole 120 can be formed by can be annealed at 800° C. for 20 sec. In so anisotropic RIE. In some embodiments, the etching of top annealed layer 140 becomes a crystalline layer. In some insulating layer 108, alternating insulating layer 110, inter-
mediate insulating layer 116, second bottom in mediate insulating layer 116, second bottom insulating layer 20 when the implanted material is the same as that of substrate 106, and/or first bottom insulating layer 104 can be per-
102. In some embodiments, annealed laye formed in one etching process or different etching processes. doped crystalline layer. In some embodiments, annealing
For example, the etching processes can be plasma processes, can be done by one or more heating processes embodiments, RIE process can include etchant gas, for 25 heating, magnetic heating, resistive heating, inductive heat-
example, CF₄, SF₆, CHF₃, and/or other suitable gases. ing, and/or any other suitable method of a Numerous other etching methods can also be suitable. In In step 508, as shown in the example of FIG. 4, selective some embodiments, channel hole 120 can be formed by epitaxial layer 150 is formed in channel hole 120 by epi using a mask, for example, a photoresist mask that can be
parterned, selective epitaxial layer 150 can be formed by
patterned, and etching portions top insulating layer 108, 30 SEG. As discussed above, annealed layer 140 r bottom insulating layer 104 exposed by the patterned mask channel hole 120. Further, selective epitaxial layer 150 using a suitable etching process, e.g., dry etch. In some reduces current leakage in patterned device 400 b using a suitable etching process, e.g., dry etch. In some reduces current leakage in patterned device 400 by encour-
embodiments, damaged layer 117 is formed in the top side 35 aging uniform epitaxial growth in channel hol embodiments, damaged layer 117 is formed in the top side 35 aging uniform epitaxial growth in channel hole 120. In some of substrate 102 due to lattice damage in the etching process. embodiments, selective epitaxial layer In some embodiments, channel hole 120 can be through top
insulating grown semiconductor layer. For example, selective
insulating layer 108, alternating insulating layer 110, inter-
mediate insulating layer 116, second bott 106, and/or first bottom insulating layer 104 and substan-40 tially into substrate 102. The mask can be removed after tially into substrate 102. The mask can be removed after other suitable semiconductor materials. In some embodi-
channel hole 120 is formed. In some embodiments, channel ments, selective epitaxial layer 150 can be single-c hole 120 can undergo SEG pre-cleaning to clean the native The foregoing description of the specific embodiments oxide and damaged layer 117 from the previous etching will so fully reveal the general nature of the present d

2, amorphous layer 130 can be ion implanted into damaged 50 cations are intended to be within the meaning and range of layer 117 of FIG. 1 below channel hole 120. In some equivalents of the disclosed embodiments, based on embodiments, amorphous layer 130 can be ion implanted teaching and guidance presented herein. It is to be under-
into substrate 102. For example, amorphous layer 130 can be stood that the phraseology or terminology herein into substrate 102. For example, amorphous layer 130 can be stood that the phraseology or terminology herein is for the shallow ion implanted into substrate 102. For example, purpose of description and not of limitation, s amorphous layer 130 can be deep ion implanted into sub- 55 terminology or phraseology of the present specification is to strate 102. In some embodiments, implanted material be interpreted by the skilled artisan in light of includes one or more of III element, IV element, V element, and guidance.

and inert element. For example, implanted material can be

Dembodiments of the present disclosure have been

one or more of silicon, carbon, boron, nium, and argon. In some embodiments, carbon is implanted 60 illustrating the implementation of specified functions and
into substrate 102 to form amorphous layer 130 and to
relationships thereof. The boundaries of these f reduce stress. In some embodiments, one or more of III building blocks have been arbitrarily defined herein for the element and V element is implanted into substrate 102 to convenience of the description. Alternate boundar form amorphous layer 130 and to improve electrical perfor-
defined so long as the specified functions and relationships
mance. In some embodiments, the material can be implanted 65 thereof are appropriately performed. with an implant energy of 25 keV to 250 keV. In some The Summary and Abstract sections may set forth one or embodiments, total dosage of the implantation is higher than more but not all exemplary embodiments of the present

sub-process. For example, in the first sub-process, one or more of III element is implanted with a comparatively lower

etching, or plasma etch cleaning can be used to remove the of the art, readily modify and/or adapt for various applica-
native silicon oxide layer and any broken silicon grains. In step 504, as shown in the example of FIG. present disclosure. Therefore, such adaptations and modifications are intended to be within the meaning and range of purpose of description and not of limitation, such that the terminology or phraseology of the present specification is to

more but not all exemplary embodiments of the present

Micron Ex. 1026, p. 12 Micron v. YMTC IPR2025-00119

disclosure as contemplated by the inventor(s), and thus, are **8.** The method of claim 4, wherein an implanted material not intended to limit the present disclosure and the appended comprises one or more of III element, IV not intended to limit the present disclosure and the appended comprises one or more of III element, and III element.

not be limited by any of the above-described exemplary being the sub-described exemplary being the sub-described exemplary being the sub-described exemplary of the sub-described exemplary in the sub-described of claim 4, w

2. The method of claim 1, wherein forming the channel $\frac{1}{20}$ and duration of 20 sec to 200 sec.

hole comprises using an anisotropic reactive ion etch. $\frac{1}{20}$ 15. The method of claim 1, wherein the insulating laye 20

3. The method of claim 1, further comprising cleaning the comprises alternating first and second insulating layers . channel hole after the channel hole is formed, wherein 16. A method of repairing substrate lattice damage in a matterned device, the method comprising: cleaning the channel hole comprises a process selected from patterned device, the method comprising.

forming a channel hole in an alternating dielectric stack the group consisting of plasma etching, hydrogen chloride $\frac{10^{\circ}}{25}$ a channel atching and hydrogen fluoride atching dielectric states. etching, and hydrogen fluoride etching.
 A The method of claim 1 wherein forming the amorphous substrate in the substrate by ion 25

4. The method of claim 1, wherein forming the amorphous forming an amorphous layer in the substrate by implantation in the substrate by implantation through the channel hole; layer comprises ion implantation.
 E The method of claim 4, wherein a total desage of the transforming the amorphous layer to a crystallized layer

implantation is greater than $5{\cdot}10^{15}$ ion/cm³. by crystallizing the amorphous layer than $\frac{6 \text{ The method of } \text{eloim } 4 \text{ when } \text{en} \text{ when }$

6. The method of claim 4, wherein an implant temperature is -100° C. to 23° C. 30

7. The method of claim 4, wherein an implant energy is 25 keV to 250 keV.

 11 12

The breadth and scope of the present disclosure should $\frac{9}{2}$. The method of claim 8, wherein the implanted material not be limited by any of the above-described exemplary $\frac{1}{2}$ comprises one or more of silicon, ca

1. A method for repairing substrate lattice damage in a $\frac{10}{10}$ process, wherein in the first sub-process, one or more of III patterned device, the method comprising:

forming a channel hole in an insulating layer atop a

wherein in the second sub-process, one or more of V element forming a channel hole in an insulating layer atop a wherein in the second sub-process, one or more of V element substrate;
simplanted with a comparatively higher energy.

forming an amorphous layer in a top side of the substrate $\frac{12}{15}$. The method of claim 1, wherein heating the amorbelow the channel hole;

heating to crystallize the amorphous layer; and **13**. The method of claim 12, wherein annealing comprises growing an epitaxial layer on the crystallized layer in the **14** temperature of 600° C to 800° C.

Example the channel index of claim 12, wherein annealing comprises

The method of claim 1 wherein forming the channel a duration of 20 sec to 200 sec.

-
-
- 5. The method of claim 4, wherein a total dosage of the transforming the amorphous layer to a crystallized layer relation is greater than 5.10^{15} ion/cm³
	- growing an epitaxial layer with the crystallized layer as a seed layer.