



- (51) **International Patent Classification:**  
H01L 27/11578 (2017.01) H01L 27/11573 (2017.01)
- (21) **International Application Number:**  
PCT/CN2018/099378
- (22) **International Filing Date:**  
08 August 2018 (08.08.2018)
- (25) **Filing Language:** English
- (26) **Publication Language:** English
- (30) **Priority Data:**  
201710749865.1 28 August 2017 (28.08.2017) CN
- (71) **Applicant: YANGTZE MEMORY TECHNOLOGIES CO., LTD.** [CN/CN]; Room 7018, No.18, Huaguang Road, Guandong Science and Technology Industrial Park, East Lake High-Tech Development Zone, Wuhan, Hubei 430074 (CN).
- (72) **Inventors: DAI, Xiaowang;** Room 7018, No.18, Huaguang Road, Guandong Science and Technology Industrial Park, East Lake High-Tech Development Zone, Wuhan, Hubei 430074 (CN). **LU, Zhenyu;** Room 7018, No.18, Huaguang Road, Guandong Science and Technology Industrial Park, East Lake High-Tech Development Zone, Wuhan, Hubei 430074 (CN). **CHEN, Jun;** Room 7018, No.18, Huaguang Road, Guandong Science and Technology Industrial Park,

East Lake High-Tech Development Zone, Wuhan, Hubei 430074 (CN). **TAO, Qian;** Room 7018, No.18, Huaguang Road, Guandong Science and Technology Industrial Park, East Lake High-Tech Development Zone, Wuhan, Hubei 430074 (CN). **HU, Yushi;** Room 7018, No.18, Huaguang Road, Guandong Science and Technology Industrial Park, East Lake High-Tech Development Zone, Wuhan, Hubei 430074 (CN). **ZHU, Jifeng;** Room 7018, No.18, Huaguang Road, Guandong Science and Technology Industrial Park, East Lake High-Tech Development Zone, Wuhan, Hubei 430074 (CN). **DONG, Jinwen;** Room 7018, No.18, Huaguang Road, Guandong Science and Technology Industrial Park, East Lake High-Tech Development Zone, Wuhan, Hubei 430074 (CN). **XIA, Ji;** Room 7018, No.18, Huaguang Road, Guandong Science and Technology Industrial Park, East Lake High-Tech Development Zone, Wuhan, Hubei 430074 (CN). **ZHANG, Zhong;** Room 7018, No.18, Huaguang Road, Guandong Science and Technology Industrial Park, East Lake High-Tech Development Zone, Wuhan, Hubei 430074 (CN). **LI, Yanni;** Room 7018, No.18, Huaguang Road, Guandong Science and Technology Industrial Park, East Lake High-Tech Development Zone, Wuhan, Hubei 430074 (CN).

(74) **Agent: NTD UNIVATION INTELLECTUAL PROPERTY AGENCY LTD.;** 10th Floor, Tower C, Beijing

(54) **Title: MEMORY CELL STRUCTURE OF THREE-DIMENSIONAL MEMORY DEVICE**




FIG. 4B

(57) **Abstract:** Various embodiments disclose a 3D memory device, including a substrate; a plurality of conductor layers disposed on the substrate; a plurality of NAND strings disposed on the substrate; and a plurality of slit structures disposed on the substrate. The plurality of NAND strings can be arranged perpendicular to the substrate and in a hexagonal lattice orientation including a plurality of hexagons, and each hexagon including three pairs of sides with a first pair perpendicular to a first direction and parallel to a second direction. The second direction is perpendicular to the first direction. The plurality of slit structures can extend in the first direction.

WO 2019/042103 A1

[Continued on next page]

Global Trade Center, 36 North Third Ring Road East,  
Dongcheng District, Beijing 100013 (CN).

**(81) Designated States** (*unless otherwise indicated, for every kind of national protection available*): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

**(84) Designated States** (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

**Published:**

— with international search report (Art. 21(3))

## DESCRIPTION

MEMORY CELL STRUCTURE OF THREE-DIMENSIONAL MEMORY DEVICE

### CROSS-REFERENCES TO RELATED APPLICATIONS

- [0001] This application claims the priority to Chinese Patent Application No. 201710749865.1 filed on August 28, 2017, the entire content of which is incorporated herein by reference.

### TECHNICAL FIELD

- [0002] The present disclosure generally relates to the field of semiconductor technology, and more particularly, to a method for forming a three-dimensional (3D) memory device.

### BACKGROUND

- [0003] Flash memory devices have undergone rapid development. Flash memory devices can store data for a considerably long time without powering, and have advantages such as high integration level, fast access, easy erasing, and rewriting.
- [0004] Planar memory cells are scaled to smaller sizes by improving process technology, circuit design, programming algorithm, and fabrication process. However, as feature sizes of the memory cells approach a lower limit, planar process and fabrication techniques become challenging and costly. As such, memory density for planar memory cells approaches an upper limit.
- [0005] As advances in integration level and increases in demand for storage, to further improve the bit density and reduce cost of flash memory devices, 3D NAND flash memory devices have been developed. A 3D memory architecture can address the density limitation in planar memory cells.

[0006] As semiconductor technology advances, 3D memory devices, such as 3D NAND memory devices, keep scaling more oxide/ nitride (ON) layers to improve the area utilization of wafers. In some existing 3D NAND memory devices, a memory finger includes multiple rows of channel holes arranged in a staggered manner. It is a challenge to increase memory density while providing uniform channel holes deposition and reducing etch loading effect.

## BRIEF SUMMARY

[0007] Embodiments of a 3D memory device architectures and fabrication methods therefore are disclosed herein. The disclosed structures and methods provide numerous benefits, including, but not limited to increasing memory density, simplifying the fabrication process, improving etching uniformity, and improving the space utility of the chip which the 3D memory device is formed on.

[0008] Disclosed is a 3D memory device, including: a substrate; a plurality of conductor layers disposed on the substrate; a plurality of NAND strings disposed on the substrate; and a plurality of slit structures disposed on the substrate. In some embodiments, the plurality of NAND strings is arranged perpendicular to the substrate and in a hexagonal lattice orientation including a plurality of hexagons, and each hexagon including three pairs of sides with a first pair perpendicular to a first direction and parallel to a second direction. The second direction is perpendicular to the first direction. In some embodiments, the plurality of slit structures extend in the first direction.

[0009] In some embodiments, the plurality of slit structures include a plurality of gate line slits. In some embodiments, the gate line slits are parallel to a second and a third pair of sides of each hexagon of the hexagonal lattice, forming a zigzag pattern extending in the first direction.

[0010] In some embodiments, the plurality of NAND strings intersect with each conductor layer of the plurality of conductor layers forming a plurality of intersections, and the plurality of intersections form a hexagonal lattice. In some embodiments, the slit structure is parallel to the second and the third pair of sides of each hexagon of the hexagonal lattice, forming a zigzag pattern extending in the first direction.

- [0011] In some embodiments, the slit structures further include a plurality of through holes.
- [0012] In some embodiments, the conductor layer includes tungsten.
- [0013] In some embodiments, the 3D memory device further includes a top select gate. In some embodiments, the top select gate is parallel to the slit structures and forms a zigzag pattern extending in the first direction.
- [0014] In some embodiments, the 3D memory device further includes a 3D memory drive circuit on the substrate configured to supplying a voltage source to the 3D memory device .
- [0015] In some embodiments, the 3D memory device further includes a plurality of bit lines. In some embodiments, the plurality of bit lines form a 30-degree angle with respect to the second direction.
- [0016] In some embodiments, the 3D memory device further includes a plurality of bit line contacts. In some embodiments, a spacing between two neighboring bit lines is  $D$  nm, a spacing between two neighboring bit line contacts is about  $1.15 * D$  nm, and  $D$  is between about 10 nm and about 60 nm.
- [0017] Another aspect of the present disclosure provides a 3D memory device, including: an alternating conductor/dielectric stack disposed on a substrate; a plurality of channel holes formed on the substrate penetrating the alternating conductor/dielectric stack; a channel structure in each channel hole; and a plurality of gate line slit disposed on the substrate. In some embodiments, the plurality of channel holes are perpendicular to the substrate and are arranged in a hexagonal lattice orientation including a plurality of hexagons, and each hexagon including three pairs of sides, with a first pair perpendicular to a first direction and parallel to a second direction. The second direction is perpendicular to the first direction. In some embodiments. the plurality of gate line slit extend in the first direction.
- [0018] In some embodiments, the alternating conductor/dielectric stack includes a plurality of conductor/dielectric layers stacked in a vertical direction, and each conductive/dielectric layer includes a dielectric layer and a conductor layer.

- [0019] In some embodiments, the channel structure includes a semiconductor channel and a memory film.
- [0020] In some embodiments, the 3D memory device further includes a top select gate structure. In some embodiments, the top select gate is parallel to the gate line slit, forming a zigzag pattern extending in the first direction.
- [0021] Another aspect of the present disclosure provides a method for forming a 3D memory device, including: 1) forming an alternating dielectric stack on a substrate; 2) forming a staircase structure in the alternating dielectric stack; 3) forming a plurality of channel structures in the alternating dielectric stack, with each channel structures extending vertically through the alternating dielectric stack, and the plurality of channel structures being arranged in a hexagonal lattice and each hexagon including three pairs of sides, with a first pair perpendicular to a first direction and parallel to a second direction, and the first direction perpendicular to the second direction; 4) forming a slit, and replacing a portion of the alternating dielectric stack with conductor layers to form an alternating conductor/dielectric stack including a plurality of conductor/dielectric layers; 5) disposing a conductor in the slit to form a slit structure, which is parallel to a second and a third pair of sides of each hexagon of the hexagonal lattice, forming a zigzag pattern extending in the first direction; and 6) forming a plurality of contacts on the substrate.
- [0022] In some embodiments, forming the channel structure includes forming a semiconductor channel and forming a memory film.
- [0023] In some embodiments, forming the slit structure includes forming a gate line slit by PVD, CVD, ALD, or a combination thereof.
- [0024] In some embodiments, the method further includes forming a plurality of through holes on the gate line slit.
- [0025] In some embodiments, the method further includes forming a top select gate structure. In some embodiments, the top select gate is parallel to the slit structure, forming a zigzag pattern extending in the first direction.

- [0026] In some embodiments, forming the plurality of contact includes forming a plurality of bit line contact by photolithography, etching, thin film deposition, chemical mechanical polishing, or a combination thereof.
- [0027] In some embodiments, forming the plurality of contact includes forming a plurality of through array contact by photolithography, etching, thin film deposition, chemical mechanical polishing, or a combination thereof.

### BRIEF DESCRIPTION OF THE DRAWINGS

- [0028] Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the common practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of illustration and discussion.
- [0029] FIG. 1 illustrates a plan view of various regions of a 3D memory device, according to some embodiments of the present disclosure.
- [0030] FIG. 2 illustrates a cross-sectional view of a 3D memory device, according to some embodiments of the present disclosure.
- [0031] FIG. 3A illustrates a schematic enlarged plan view of a NAND string region of a 3D memory device with a memory array arrangement.
- [0032] FIG. 3B illustrates a schematic enlarged plan view of a NAND string region of a 3D memory device with a memory array arrangement, according to some embodiments of the present disclosure.
- [0033] FIG. 4A illustrates a schematic gas pathway in a NAND string region of a 3D memory device with a memory array arrangement.
- [0034] FIG. 4B illustrates a schematic gas pathway in a NAND string region of a 3D memory device with a memory array arrangement, according to some embodiments of the present disclosure.
- [0035] FIG. 5A illustrates a bit line contact structure of a 3D memory device.
- [0036] FIG. 5B illustrates a bit line contact structure of a 3D memory device, according to some embodiments of the present disclosure.

- [0037] FIG. 6A illustrates a TAC region with a bit line pickup structure of a 3D memory device.
- [0038] FIG. 6B illustrates a TAC region with a bit line pickup structure of a 3D memory device, according to some embodiments of the present disclosure.
- [0039] FIG. 7A illustrates a bit line contact structure of a 3D memory device.
- [0040] FIG. 7B illustrates a bit line contact structure of a 3D memory device, according to some embodiments of the present disclosure.
- [0041] FIG. 8 is a flowchart of an exemplary method for forming a 3D memory device, according to some embodiments of the present disclosure.

## DETAILED DESCRIPTION

- [0042] Although specific configurations and arrangements are discussed, it should be understood that this is done for illustrative purposes only. A person skilled in the pertinent art will recognize that other configurations and arrangements can be used without departing from the spirit and scope of the present disclosure. It will be apparent to a person skilled in the pertinent art that the present disclosure can also be employed in a variety of other applications.
- [0043] It is noted that references in the specification to “one embodiment,” “an embodiment,” “an example embodiment,” “some embodiments,” etc., indicate that the embodiment described may include a particular feature, structure, or characteristic, but every embodiment may not necessarily include the particular feature, structure, or characteristic. Moreover, such phrases do not necessarily refer to the same embodiment. Further, when a particular feature, structure or characteristic is described in connection with an embodiment, it would be within the knowledge of a person skilled in the pertinent art to affect such feature, structure or characteristic in connection with other embodiments whether or not explicitly described.
- [0044] In general, terminology may be understood at least in part from usage in context. For example, the term “one or more” as used herein, depending at least in part upon context, may be used to describe any feature, structure, or characteristic in a singular



sense or may be used to describe combinations of features, structures or characteristics in a plural sense. Similarly, terms, such as “a,” “an,” or “the,” again, may be understood to convey a singular usage or to convey a plural usage, depending at least in part upon context.

[0045] It should be readily understood that the meaning of “on,” “above,” and “over” in the present disclosure should be interpreted in the broadest manner such that “on” not only means “directly on” something but also includes the meaning of “on” something with an intermediate feature or a layer therebetween, and that “above” or “over” not only means the meaning of “above” or “over” something but can also include the meaning it is “above” or “over” something with no intermediate feature or layer therebetween (i.e., directly on something).

[0046] Further, spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper,” and the like, may be used herein for ease of description to describe one element or feature’s relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.

[0047] As used herein, the term “substrate” refers to a material onto which subsequent material layers are added. The substrate itself can be patterned. Materials added on top of the substrate can be patterned or can remain unpatterned. Furthermore, the substrate can include a wide array of semiconductor materials, such as silicon, germanium, gallium arsenide, indium phosphide, etc. Alternatively, the substrate can be made from an electrically non-conductive material, such as a glass, a plastic, or a sapphire wafer.

[0048] As used herein, the term “layer” refers to a material portion including a region with a thickness. A layer can extend over the entirety of an underlying or overlying structure, or may have an extent less than the extent of an underlying or overlying structure. Further, a layer can be a region of a homogeneous or inhomogeneous continuous structure that has a thickness less than the thickness of the continuous structure. For example, a layer can be located between any pair of horizontal planes

between, or at, a top surface and a bottom surface of the continuous structure. A layer can extend horizontally, vertically, and/or along a tapered surface. A substrate can be a layer, can include one or more layers therein, and/or can have one or more layer thereupon, thereabove, and/or therebelow. A layer can include multiple layers. For example, an interconnect layer can include one or more conductor and contact layers (in which contacts, interconnect lines, and/or vias are formed) and one or more dielectric layers.

[0049] As used herein, the term “nominal/nominally” refers to a desired, or target, value of a characteristic or parameter for a component or a process operation, set during the design phase of a product or a process, together with a range of values above and/or below the desired value. The range of values can be due to slight variations in manufacturing processes or tolerances. As used herein, the term “about” indicates the value of a given quantity that can vary based on a particular technology node associated with the subject semiconductor device. Based on the particular technology node, the term “about” can indicate a value of a given quantity that varies within, for example, 10–30% of the value (e.g.,  $\pm 10\%$ ,  $\pm 20\%$ , or  $\pm 30\%$  of the value).

[0050] As used herein, the term “3D memory device” refers to a semiconductor device with vertically oriented strings of memory cell transistors (referred to herein as “memory strings,” such as NAND strings) on a laterally-oriented substrate so that the memory strings extend in the vertical direction with respect to the substrate. As used herein, the term “vertical/vertically” means nominally perpendicular to the lateral surface of a substrate.

[0051] Various embodiments in accordance with the present disclosure provide a method for forming a 3D memory device with a specific memory array (also referred to herein as an “NAND string”) arrangement. By arranging NAND string in a hexagonal lattice (e.g., honeycomb pattern) with each hexagon of the hexagonal lattice having a first pair of sides perpendicular to slit structures (e.g., gate line slit) and parallel to etching/deposition gas ventilation pathway, the formed NAND string array can increase memory density, provide smooth gas pathway to improve etching uniformity, increase spacing for bit line connection, and simplify the fabrication process.

[0052] FIG. 1 illustrates a plan view of various regions of a 3D memory device, according to some embodiments of the present disclosure. FIG. 1 depicts a 3D memory device 100, including NAND string regions 110, a TAC (through array contact) region 120, and top select gate (TSG) staircase regions 130. NAND string regions 110 can include an array of NAND strings 112, each including a plurality of stacked memory cells. TAC region 120 can be disposed between two NAND string regions 110 and including a plurality of TACs 126. TSG staircase regions 130 can be disposed on the sides of NAND string regions 110 and adjacent to TAC region 120 in the plan view. TSG staircase regions 130 can include an array of TSG contacts 132 formed on a staircase structure (e.g., with two levels) for making electrical connections with the top select gates 116 of NAND strings 112 in NAND string region 110. In some embodiments, dummy channel structures 122 are formed outside TAC region 120 to provide mechanical support for the memory array structures. It is understood that dummy channel structures 122 can be formed in any regions outside TAC region 120, for example, along the edges of NAND string regions 110 adjacent to TSG staircase regions 130. As shown in FIG. 1, 3D memory device 100 can also include a plurality of slit structures 114 each extending in the word line direction (x axis, also referred to herein as “first direction”). At least some slit structures 114 can function as the common source contact for an array of NAND strings 112 in NAND string regions 110. Slit structures 114 (e.g., gate line slit) can also divide the 3D memory device into multiple memory blocks and/or multiple memory fingers. A top select gate 116 can be formed in the middle of the memory finger to separate the memory finger into two equal parts. In some embodiments, 3D memory device 100 can also include a peripheral device on the substrate (not shown). The peripheral device can include any suitable digital, analog, and/or mixed-signal peripheral circuits used for facilitating the operation of a 3D memory device 100. For example, the peripheral device can include one or more of a page buffer, a decoder (e.g., a row decoder and a column decoder), a driver, a charge pump, a current or voltage reference, or any active or passive components of the circuits (e.g., transistors, diodes, resistors, or capacitors). In some embodiments, the peripheral device can include a drive circuit configured to supplying a voltage source to the 3D memory device. In some

embodiments, the peripheral device is formed using CMOS technology, and peripheral device structure can be referred to as a “CMOS structure” or a “CMOS chip.”

[0053] FIG. 2 illustrates a cross-sectional view of a 3D memory device 100 (as shown in FIG. 1), according to some embodiments of the present disclosure. 3D memory device 100 can include a substrate 202. In some embodiments, substrate 202 can include silicon (e.g., single crystalline silicon), silicon germanium (SiGe), gallium arsenide (GaAs), germanium (Ge), silicon on insulator (SOI), germanium on insulator (GOI), or any other suitable materials. In some embodiments, substrate 202 is a thinned substrate (e.g., a semiconductor layer), which can be thinned by grinding, wet/dry etching, chemical mechanical polishing (CMP), or a combination thereof.

[0054] In some embodiments, 3D memory device 100 is a NAND Flash memory device in which memory cells are in the form of an array of NAND strings 112 extending vertically above substrate 202. 3D memory device 100 can include a plurality of NAND strings 112 that extend through a plurality of conductor layers 206 and dielectric layers 208. In some embodiments, a plurality of NAND strings 112 intersect with each conductor layer 206 forming a plurality of intersections, and the plurality of intersections form a hexagonal lattice in the horizontal plane (x-y plane). The plurality of conductor layers and dielectric layers are also referred to herein as an “alternating conductor/dielectric stack” 216. The number of the conductor/dielectric layers in alternating conductor/dielectric stack 216 (e.g., 32, 64, or 96) can set the number of memory cells in 3D memory device 100. Conductor layers 206 and dielectric layers 208 in alternating conductor/dielectric stack 216 alternate in the vertical direction. Conductor layers 206 can each have the same thickness or have different thicknesses. Similarly, dielectric layers 208 can each have the same thickness or have different thicknesses. Conductor layers 206 can include conductor materials including, but not limited to, tungsten (W), cobalt (Co), copper (Cu), aluminum (Al), polycrystalline silicon (polysilicon), doped silicon, silicides, or a combination thereof. Dielectric layers 208 can include dielectric materials including, but not limited to, silicon oxide, silicon nitride, silicon oxynitride, or a combination thereof. In some embodiments, conductor layers 206 include metal layers, such as W, and dielectric layers 208 include silicon oxide.

[0055] As shown in FIG. 2, each NAND string 112 can include a channel structure 218 extending through alternating conductor/dielectric stack 216. Channel structure 218 can include a channel hole filled with semiconductor materials (e.g., as a semiconductor channel 220) and dielectric materials (e.g., as a memory film 222). In some embodiments, semiconductor channel 220 includes silicon, such as amorphous silicon, polysilicon, or single crystalline silicon. In some embodiments, memory film 222 is a composite layer including a tunneling layer, a storage layer (also known as “charge trap/storage layer”), and a blocking layer. Each NAND string 112 can have a cylinder shape (e.g., a pillar shape). Semiconductor channel 220, the tunneling layer, the storage layer, and the blocking layer are arranged along a direction from the center toward the outer surface of the pillar in this order, according to some embodiments of the present disclosure. The tunneling layer can include silicon oxide, silicon nitride, or a combination thereof. The storage layer can include silicon nitride, silicon oxynitride, silicon, or a combination thereof. The blocking layer can include silicon oxide, silicon nitride, high dielectric constant (high-k) dielectrics, or a combination thereof.

[0056] In some embodiments, NAND string 112 includes an epitaxial plug 224 and an etch stop plug 226 at a respective end in the vertical direction. Each of epitaxial plug 224 and etch stop plug 226 can be in contact with a respective end of channel structure 218. Epitaxial plug 224 can include a semiconductor material, such as silicon, that is epitaxially grown from substrate 202. Epitaxial plug 224 can function as the channel controlled by a source selective gate of NAND string 112. Etch stop plug 226 can be at the upper end of NAND string 112 and in contact with channel structure 218 (e.g., on the upper end of channel structure 218). As used herein, the “upper end” of a component (e.g., NAND string 112) is the end further away from substrate 202 in the z-direction, and the “lower end” of the component (e.g., NAND string 112) is the end closer to substrate 202 in the z-direction when substrate 202 is positioned in the lowest plane of a 3D memory device 100. Etch stop plug 226 can include semiconductor materials (e.g., polysilicon) or conductor materials (e.g., metals). In some embodiments, etch stop plug 226 includes an opening filled with Ti/TiN (as a barrier layer) and W (as a conductor). By covering the upper end of channel structure 218 during the fabrication of a 3D

memory device 100, etch stop plug 226 can function as an etch stop layer to prevent etching of dielectrics filled in channel structure 218, such as silicon oxide and silicon nitride. In some embodiments, etch stop plug 226 functions as the drain of NAND string 112.

[0057] In some embodiments, 3D memory device 100 further includes slit structures 114. Each slit structure 114 can extend vertically through alternating conductor/dielectric stack 216. Slit structure 114 can also extend laterally to separate alternating conductor/dielectric stack 216 into multiple blocks. Slit structure 114 can include a slit filled with conductor materials including, but not limited to, W, Co, Cu, Al, silicides, or a combination thereof. Slit structure 114 can further include a dielectric layer with any suitable dielectric materials between the filled conductor materials and alternating conductor/dielectric stack 216 to electrically insulate the filled conductor materials from surrounding conductor layers 206 in alternating conductor/dielectric stack 216. As a result, slit structures 114 can separate 3D memory device 100 into multiple memory blocks and/or memory fingers (e.g., as shown in FIG. 1 in the plan view). In some embodiments, slit structure 114 functions as the source contact for NAND strings 112 in the same memory block or the same memory finger that share the same array common source. Slit structure 114 can thus be referred to as a “common source contact” of multiple NAND strings 112. In some embodiments, substrate 202 includes a doped region 230 (including p-type or n-type dopants at a desired doping level), and the lower end of slit structure 114 is in contact with doped region 230 of substrate 202. Slit structure 114 thus can electrically connect to NAND strings 112 by doped region 230.

[0058] As shown in FIGs. 1 and 2, 3D memory device 100 can include TACs 126 each extending vertically through alternating dielectric stack 234. Each TAC 126 can extend through the entire thickness of alternating dielectric stack 234 (e.g., all the dielectric layers in the vertical direction). In some embodiments, TAC 126 further extends through at least part of substrate 202. TACs 126 can carry electrical signals from and/or to 3D memory device 100, such as part of the power bus, with shorten interconnect routing. In some embodiments, TACs 126 can provide electrical connections between 3D memory device 100 and the peripheral device (e.g., on a CMOS chip; not shown) and/or between

BEOL interconnects (not shown) and the peripheral device. TACs 126 can also provide mechanical support to alternating layer stack 216. Each TAC 126 can include a vertical opening through alternating dielectric stack 234. The vertical opening can be filled with conductor materials, including, but not limited to, W, Co, Cu, Al, doped silicon, silicides, or a combination thereof.

[0059] In some embodiments, 3D memory device 100 includes a plurality of local contacts in contact with the various memory array structures disclosed herein, such as NAND strings 112, slit structures 114, and conductor layers 206 (word lines) in a staircase region (e.g., staircase regions 130 in FIG. 1). The contacts are referred to herein as “local contacts” as they are in contact with the memory array structures directly. As shown in FIG. 2, local contacts can include NAND string contacts 238 and slit structure contacts 240. As used herein, the term “contact” can broadly include any suitable types of interconnects, including vertical interconnect accesses (e.g., vias) and lateral lines (e.g., interconnect lines). In some embodiments, an end (e.g., the upper end) of each local contact is flush with one another, e.g., on the top surface of a dielectric layer in which the local contacts are formed. Another end (e.g., the lower end) of each local contact can be in contact with the respective memory array structure. For example, the lower end of NAND string contact 238 can be in contact with etch stop plug 226 of NAND string 112, and the lower end of slit structure contact 240 can be in contact with the upper end of slit structure 114. Each local contact can include an opening (e.g., a via hole or a trench) filled with conductor materials including, but not limited to, W, Co, Cu, Al, silicides, or a combination thereof.

[0060] As shown in FIG. 2, in addition to the local contacts, 3D memory device 100 can further include a contact layer 244 and an interconnect conductor layer 246 as part of the interconnect structures. Contact layer 244 can include a dielectric layer and a plurality of contacts 248 (e.g., vias) in the dielectric layer. Interconnect conductor layer 246 can be formed on contact layer 244 and can include a dielectric layer and a plurality of contacts 250 (e.g., interconnect lines) in the dielectric layer. Each contact 250 can include an opening (e.g., a trench) filled with conductor materials including, but not limited to, W, Co, Cu, Al, silicides, or a combination thereof. All contacts 250 can be formed

simultaneously in a single contact formation process. In some embodiments, contacts 250 in interconnect conductor layer 246 include bit lines 252 electrically connected to NAND strings 112, respectively, by corresponding contact 248 and NAND string contact 238 to individually address corresponding NAND string 112. Contacts 250 can further include source lines electrically connected to slit structures 114 (source contacts), interconnect lines electrically connected to TACs 126, and interconnect lines electrically connected to word lines in the staircase region (e.g., staircase regions 130 in Fig. 1).

[0061] FIGS. 3A, 4A, 5A, 6A, and 7A show various regions of a 3D memory device with one memory array arrangement. FIGS. 3B, 4B, 5B, 6B, and 7B show various regions of a 3D memory device with another memory array arrangement, according to some embodiments of the present disclosure (e.g., memory array arrangement in FIG. 1). FIG. 3A illustrates a schematic enlarged plan view of a NAND string region of a 3D memory device with a memory array (NAND string) arrangement. A plurality of NAND strings 312<sub>A</sub> are arranged in a hexagonal lattice. Each NAND string can be disposed at vertices and center of hexagons of a hexagonal lattice. As used herein, a hexagonal lattice is a two-dimensional lattice structure in which hexagons of a same shape are repeated along three different directions. Each hexagon (e.g., hexagon H<sub>A</sub>) within the hexagonal lattice has a same hexagonal shape, which can be a regular hexagonal shape in which all sides of the hexagon have the same length. The angle between adjoining sides of each hexagon can be 60 degrees. Each hexagon has three pairs of sides, e.g., a first pair of sides L<sub>A11</sub> and L<sub>A12</sub>; a second pair of sides L<sub>A21</sub> and L<sub>A22</sub> and a third pair of sides L<sub>A31</sub> and L<sub>A32</sub>. As used herein, a "pair of sides" refers to the two sides of the hexagon that are parallel to each other. For the memory array arrangement in FIG. 3A, each hexagon of the hexagonal lattice has a first pair of sides (e.g., L<sub>A11</sub> and L<sub>A12</sub>) that are parallel to a first direction (x axis) and perpendicular to a second direction (y axis).

[0062] FIG. 3B illustrates a schematic enlarged plan view of a NAND string region 110 of 3D memory device with a memory array arrangement, according to some embodiments. A plurality of NAND strings 112 can be arranged in a hexagonal lattice. Each NAND string can be disposed at vertices and center of hexagons of a hexagonal lattice. Each hexagon (e.g., hexagon H<sub>B</sub>) within the hexagonal lattice has a same



hexagonal shape, which can be a regular hexagonal shape in which all sides of the hexagon have the same length. The angle between adjoining sides of each hexagon can be 60 degrees. Each hexagon has three pairs of sides, e.g., a first pair of sides  $L_{B11}$  and  $L_{B12}$ ; a second pair of sides  $L_{B21}$  and  $L_{B22}$  and a third pair of sides  $L_{B31}$  and  $L_{B32}$ . Each hexagon of the hexagonal lattice has a first pair of sides (e.g.,  $L_{B11}$  and  $L_{B12}$ ) that are perpendicular to a first direction (x axis) and parallel to a second direction (y axis). NAND string region 110 can include a plurality of slit structures 114. Each slit structure 114 can extend in the first direction (x axis) in a zigzag pattern, separating NAND string region 110 into multiple memory blocks and/or memory fingers. Slit structure 114 is parallel to the second and the third pairs of sides of each hexagon (e.g., the second pair of sides  $L_{B21}$  and  $L_{B22}$  and the third pair of sides  $L_{B31}$  and  $L_{B32}$ ) of the hexagonal lattice, forming a zigzag pattern extending in the first direction (x axis). In some embodiments, plurality of NAND strings 112 intersect with each conductor layer 206 forming a plurality of intersections, and the plurality of intersections form a hexagonal lattice in the horizontal plane (x-y plane). Slit structure 114 is parallel to the second and the third pair of sides of each hexagon of the hexagonal lattice (e.g., the second pair of sides  $L_{B21}$  and  $L_{B22}$  and the third pair of sides  $L_{B31}$  and  $L_{B32}$ ), forming a zigzag pattern extending in the first direction (x axis).

[0063] Compared with memory array arrangement in FIG. 3A, the memory array arrangement in FIG. 3B can increase the memory density of the memory device by at least about 6%. To illustrate the increase of memory density, a NAND string area including 72 NAND strings can be used as an example. Generally, the spacing (D1) between the centers of any two adjacent NAND string in the hexagonal lattice is equal. In some embodiments, D1 can be about 156 nm. As shown in FIG. 3A, the total length in the second direction (y axis) is  $D2 = 156 \times 9 = 1404$  nm, and the total length in the first direction (x axis) is  $D3 = 1528$  nm, therefore the area occupied by the 72 NAND strings with the memory array arrangement as FIG. 3A is  $A1 = 1404 \times 1528 = 1145312$ . As shown in FIG. 3B, the length in the first direction (x axis) is  $D4 = 6 \times \sqrt{3} \times 156 = 1621.2$ , and the length in the second direction (y axis) is  $D5 = 156 \times 8 = 1248$ . The area occupied by the 72 NAND strings with the memory array arrangement as FIG. 3B is  $A2$

=  $1621.2 \times 1248 = 2023257.6$ .  $(A1-A2) \div A2 = (1145312 - 2023245.6) \div 2011145.6 = 6\%$ . It is thus calculated that the memory density is increased by 6% by rotating the hexagonal lattice memory array arrangement in FIG. 3A 30-degree clockwise on the x-y plane.

[0064] FIG. 4A illustrates a schematic gas pathway in a NAND string region of 3D memory device with a memory array arrangement. FIG. 4B illustrates a schematic gas pathway in a NAND string region of 3D memory device with a memory array arrangement, according to some embodiments. During the fabrication process of a 3D memory device, the channel hole needs to be etched. In the etching process, a metal layer can be deposited on the NAND string. In some embodiments, slit structure 314<sub>A</sub> and 114 can be a gate line slit. In some embodiments, the gate line slit can further include a plurality of through holes for depositing the metal layer onto the plurality of NAND strings during fabrication process. In some embodiments, the metal layer can include tungsten. Compared with the memory array arrangement in FIG. 4A, the memory array arrangement in FIG. 4B can provide smooth ventilation for uniform etching and deposition. As shown in Fig. 4A, after the gas (indicated by gas flow arrow 410<sub>A</sub>) passing through the gap of the first row of NAND strings, the gas pathway is blocked by the second row of NAND strings and gas flow is diverted into two different directions (e.g., as indicated by arrow 420<sub>A</sub>). Similarly, after passing through the gap of the second row of NAND strings, the gas pathway is again blocked by the third row of NAND strings and gas flow again splits into two different directions (e.g., as indicated by arrow 430). The series of arrows (e.g., arrows 420<sub>A</sub>, 430<sub>A</sub>, 440<sub>A</sub> and 450<sub>A</sub>) indicate the blockage of gas flow and diverted gas paths due to the memory array arrangement. The blocked gas pathway can cause uneven etching and deposition. As shown in Fig. 4B, with NAND string arranged in a straight line in the second direction (y axis), the gas can pass along the second direction (y axis) smoothly in a straight direction (as indicated by gas flow arrow 410<sub>B</sub>) and diffuse towards the second direction (as indicated by arrow 420<sub>B</sub>, 425<sub>B</sub>, 430<sub>B</sub>, 435<sub>B</sub>, 440<sub>B</sub>, 445<sub>B</sub>, 450<sub>B</sub>, and 455<sub>B</sub>) without any hindrance, therefore, achieving uniform deposition of the metal layer.

[0065] FIG. 5A illustrates a bit line contact structure of a 3D memory device. FIG. 5B illustrates a bit line contact structure of a 3D memory device, according to some

embodiments of the present disclosure. As shown in FIG. 5A and FIG. 5B, the 3D memory device can include a plurality of bit lines (e.g., bit line 552<sub>A</sub> or bit line 252) connected to NAND strings (NAND strings 312<sub>A</sub> and 112) forming a plurality of conductive contacts (560<sub>A</sub> and 560<sub>B</sub>) in a top interconnected layer. The bit lines can be used to individually address a corresponding NAND string. In some embodiments, the bit line is perpendicular to the gate select lines. In some embodiments, top select gate 116 is parallel to slit structure 114 (e.g., gate select lines), forming a zigzag pattern extending in the first direction, as shown in FIG. 5B. Bit line 252 can form a 30-degree angle with respect to the second direction (y axis). Compared with memory array arrangement in FIG. 5A, memory array arrangement 110<sub>B</sub> in FIG. 5B can enhance bit line contact efficiency as a result of the increase of number of conductive contact between the bit line and the NAND string per bit line.

[0066] FIG. 6A illustrates a TAC region with a bit line pickup structure of a 3D memory device. FIG. 6B illustrates a TAC region with a bit line pickup structure of a 3D memory device, according to some embodiments of the present disclosure. The TAC region can include TAC structures (e.g., TAC structure 632<sub>A</sub> and structure 632<sub>B</sub>) between staircase regions (e.g., staircase regions 636<sub>A</sub> and structure 636<sub>B</sub>). Both the power supply and the peripheral signal can be provided to the 3D memory device through the TAC structures. The TAC structures can connect with the bit lines (e.g., bit lines 552<sub>A</sub> and bit lines 252). In some embodiments, bit line pickup region can include a bit line pickup area (e.g., bit line pickup area 630<sub>A</sub> and bit line pickup area 630<sub>B</sub>). The bit line pickup area can be used for wiring and addressing of the bit lines (e.g., bit line 552<sub>A</sub> and bit line 252). Compared with memory array arrangement in FIG. 6A, memory array arrangement in FIG. 6B can increase 3D memory device layout efficiency of the TAC structure with reduced bit line pickup area 630<sub>B</sub> while maintaining same number of the bit lines.

[0067] FIG. 7A illustrates a bit line contact structure of a 3D memory device. FIG. 7B illustrates a bit line contact structure of a 3D memory device, according to some embodiments of the present disclosure. Each bit line pickup area (bit line pickup area 630<sub>A</sub> in FIG. 6A and bit line pickup area 630<sub>B</sub> in FIG. 6B) can include a plurality of bit line contacts (735<sub>A</sub> and 735<sub>B</sub>). In some embodiments, a spacing between two neighboring

bit lines ( $D_1$ ) is between about 10 nm and about 60 nm. In some embodiments, the spacing between two neighboring bit lines is about 39 nm. As shown in FIG. 7B, a spacing between two neighboring bit line contacts ( $D_2$ ) is  $D_1 / \cos(30\text{-degrees})$ , which equals to  $D_1 / (\sqrt{3}/2)$ . In some embodiments, the spacing between two neighboring bit line contacts is about  $1.15 \cdot D$  nm. In some embodiments, a spacing between two neighboring bit lines contacts is between about 11 nm and about 69 nm. In some embodiments, the spacing between two neighboring bit line contacts is about 45 nm. Compared with the memory array arrangement in FIG. 7A, the memory array arrangement in FIG. 7B can increase the spacing between two neighboring bit line contacts while maintaining the same spacing between bit lines, which reduces the process difficulty in 3D memory device fabrication process.

[0068] FIG. 8 is a flowchart of an exemplary method 800 for forming a 3D memory device, according to some embodiments of the present disclosure. Operations shown in method 800 are not exhaustive; other steps can be performed as well before, after, or between any of the illustrated steps. In some embodiments, operations of method 800 can be performed in a different order. Variations of method 800 are within the scope of the present disclosure.

[0069] Referring to FIG. 8, method 800 starts at operation 802, in which an alternating dielectric stack is formed on a substrate (e.g., substrate 202 in FIG. 2). The substrate can be a silicon substrate. A plurality of first dielectric layers and second dielectric layers can be formed on the substrate to form the alternating dielectric stack. In some embodiments, each dielectric layer includes a layer of silicon nitride and a layer of silicon oxide. Alternating dielectric stack can be formed by one or more thin film deposition processes including, but not limited to, CVD, PVD, ALD, or a combination thereof.

[0070] Method 800 proceeds to operation 804, in which a staircase structure is formed in the alternating dielectric stack. In some embodiments, a trim-etch process can be performed on at least one side (in the lateral direction) of the alternating dielectric stack to form the staircase structure with multiple levels. Each level can include one or more dielectric layers with alternating dielectric stack.

[0071] Method 800 proceeds to operation 806, in which a channel structure is formed to form a NAND string. Each channel structure can extend vertically through the alternating dielectric stack. In some embodiments, fabrication processes to form the channel structure (e.g., channel structure 218 in FIG. 2) further include forming a channel hole that extends vertically through alternating dielectric stack by, for example, wet etching and/or dry etching. In some embodiments, fabrication processes to form channel structure 218 further include forming semiconductor channel 220 and memory film 222 between semiconductor channel 220 and the dielectric layers in alternating dielectric stack. Semiconductor channel 220 can include semiconductor materials, such as polysilicon. Memory film 222 can be a composite dielectric layer, such as a combination of a tunneling layer, a storage layer, and a blocking layer.

[0072] The tunneling layer can include dielectric materials including, but not limited to, silicon oxide, silicon nitride, silicon oxynitride, or a combination thereof. Electrons or holes from the semiconductor channel can tunnel to a storage layer through the tunneling layer. The storage layer can include materials for storing charge for memory operation. The storage layer materials include, but are not limited to, silicon nitride, silicon oxynitride, a combination of silicon oxide and silicon nitride, or a combination thereof. The blocking layer can include dielectric materials including, but not limited to, silicon oxide or a combination of silicon oxide/silicon nitride/silicon oxide (ONO). The blocking layer can further include a high-k dielectric layer, such as an aluminum oxide ( $\text{Al}_2\text{O}_3$ ) layer. Semiconductor channel 220 and memory film 222 can be formed by one or more thin film deposition processes, such as ALD, CVD, PVD, any other suitable processes, or a combination thereof. In some embodiments, an etch stop layer can be formed on the channel structure.

[0073] In some embodiments, dummy channel structures (e.g., dummy channel structures 122 in FIG. 1) are formed simultaneously with channel structures 218. The dummy channel structures can extend vertically through the alternating layer stack and can be filled with the same materials as those in channel structures 218. Different from channel structures 218, contacts are not formed on the dummy channel structures to provide electrical connections with other components of the 3D memory device. Thus, the

dummy channel structures cannot be used for forming memory cells in the 3D memory device.

[0074] In some embodiments, a barrier structure can be formed. The barrier structure can extend vertically through the alternating layer stack, such that the alternating layer stack is separated laterally into an alternating dielectric stack region including a plurality of dielectric layers, and an alternating conductor/dielectric stack region including a plurality of conductor/dielectric layers.

[0075] Method 800 proceeds to operation 808, in which a slit is formed, and first dielectric layers in the alternating dielectric stack (e.g., in the NAND string region) are replaced with conductor layers through the slit. For example, slit structure 114 can be first formed by wet etching and/or dry etching of dielectrics (e.g., silicon oxide and silicon nitride) through alternating dielectric stack. In some embodiments, the formed slits are used for the gate replacement process (also known as the “word line replacement” process) that replaces the second dielectric layers with conductor layers. After the gate replacement process, alternating dielectric stack becomes alternating layer stack including alternating conductor/dielectric stack (e.g., conductor/dielectric stack 216) in the NAND string region (e.g., NAND string region 110).

[0076] Method 800 proceeds to operation 810, in which slit structures are formed. Slit structures 114 can be formed by filling (e.g., depositing) conductor materials into the slits by PVD, CVD, ALD, any other suitable process, or a combination thereof. Slit structures 114 can include conductor materials including, but not limited to, W, Co, Cu, Al, polysilicon, silicides, or a combination thereof. In some embodiments, a dielectric layer (e.g., a silicon oxide layer) is formed first between the conductor materials of slit structure 114 and conductor layers 206 surrounding slit structure 114 in alternating conductor/dielectric stack 216 for insulation purposes. The lower end of slit structure 114 can be in contact with doped region 230. In some embodiments, slit structure 114 functions as a source contact electrically connected to NAND string 112 by doped region 230 of substrate 202. The upper end of each slit structure 114 is flush with the upper end of each etch stop plug 226 (e.g., on the top surface of the dielectric layer in which etch stop plugs 226 and slit structures 114 are formed. Slit structures 114 can be extended in

parallel along a lateral direction to divide the memory array into multiple memory fingers. A top select gate can be formed in the middle of the memory finger to separate the memory finger into two equal parts. In some embodiments, the top select gate is parallel to the slit structure, forming a zigzag pattern extending in the first direction.

[0077] Method 800 proceeds to operation 812, in which a plurality of contacts are formed on the substrate. The contact (including NAND string contacts 238, gate slit contacts 240, TAC 126, and bit line contacts 248) can be formed through a dielectric layer by first etching vertical openings (e.g., by wet etching and/or dry etching), followed by filling the openings with conductor materials using ALD, CVD, PVD, any other suitable processes, or a combination thereof. The conductor materials used to fill the contacts can include, but are not limited to, W, Co, Cu, Al, polysilicon, silicides, or a combination thereof. The contacts can be simultaneously formed in the same contact forming process. A contact forming process can include multiple processes, for example, photolithography, etching, thin film deposition, and CMP.

[0078] The foregoing description of the specific embodiments will so fully reveal the general nature of the present disclosure that others can, by applying knowledge within the skill of the art, readily modify and/or adapt for various applications such specific embodiments, without undue experimentation, without departing from the general concept of the present disclosure. Therefore, such adaptations and modifications are intended to be within the meaning and range of equivalents of the disclosed embodiments, based on the teaching and guidance presented herein. It is to be understood that the phraseology or terminology herein is for the purpose of description and not of limitation, such that the terminology or phraseology of the present specification is to be interpreted by the skilled artisan in light of the teachings and guidance.

[0079] Embodiments of the present disclosure have been described above with the aid of functional building blocks illustrating the implementation of specified functions and relationships thereof. The boundaries of these functional building blocks have been arbitrarily defined herein for the convenience of the description. Alternate boundaries can be defined so long as the specified functions and relationships thereof are appropriately performed.

[0080] The Summary and Abstract sections may set forth one or more but not all exemplary embodiments of the present disclosure as contemplated by the inventor(s), and thus, are not intended to limit the present disclosure and the appended claims in any way.

[0081] The breadth and scope of the present disclosure should not be limited by any of the above-described exemplary embodiments, but should be defined only in accordance with the following claims and their equivalents.



## CLAIMS

1. A three-dimensional (3D) memory device, comprising:  
a substrate;  
a plurality of conductor layers disposed on the substrate;  
a plurality of NAND strings disposed on the substrate; and  
a plurality of slit structures disposed on the substrate, wherein  
the plurality of NAND strings are arranged perpendicular to the substrate and in a hexagonal lattice orientation comprising a plurality of hexagons,  
each hexagon comprising three pairs of sides, wherein a first pair is perpendicular to a first direction and parallel to a second direction, and wherein the second direction is perpendicular to the first direction, and  
the plurality of slit structures extend in the first direction.
2. The 3D memory device of claim 1, wherein the plurality of slit structures comprises a plurality of gate line slits, wherein the gate line slits are parallel to a second and a third pair of sides of each hexagon of the hexagonal lattice, forming a zigzag pattern extending in the first direction.
3. The 3D memory device of claim 1, wherein  
the plurality of NAND strings intersect with each conductor layer of the plurality of conductor layers forming a plurality of intersections, and the plurality of intersections form a hexagonal lattice; and  
the slit structure is parallel to the second and the third pair of sides of each hexagon of the hexagonal lattice, forming a zigzag pattern extending in the first direction.
4. The 3D memory device of claim 1, wherein the slit structures further comprise a plurality of through holes.

5. The 3D memory device of claim 4, wherein the conductor layer comprises tungsten.

6. The 3D memory device of claim 1, further comprising a top select gate, wherein the top select gate is parallel to the slit structures and forms a zigzag pattern extending in the first direction.

7. The 3D memory device of claim 1, further comprising a 3D memory drive circuit on the substrate configured to supplying a voltage source to the 3D memory device .

8. The 3D memory device of claim 1, further comprising a plurality of bit lines, wherein the plurality of bit lines form a 30-degree angle with respect to the second direction.

9. The 3D memory device of claim 8, further comprising a plurality of bit line contacts, wherein;

a spacing between two neighboring bit lines is  $D$  nm,

a spacing between two neighboring bit line contacts is about  $1.15 * D$  nm, and

$D$  is between about 10 nm and about 60 nm.

10. A three-dimensional (3D) memory device, comprising:  
an alternating conductor/dielectric stack disposed on a substrate;  
a plurality of channel holes formed on the substrate penetrating the alternating conductor/dielectric stack;

a channel structure in each channel hole; and

a plurality of gate line slits disposed on the substrate, wherein

the plurality of channel holes are perpendicular to the substrate and are arranged in a hexagonal lattice orientation comprising a plurality of hexagons,

each hexagon comprising three pairs of sides, wherein a first pair is perpendicular to a first direction and parallel to a second direction, and wherein the second direction is perpendicular to the first direction, and

the plurality of gate line slits extend in the first direction.

11. The 3D memory device of claim 10, wherein the alternating conductor/dielectric stack comprises a plurality of conductor/dielectric layers stacked in a vertical direction, wherein each conductive/dielectric layer comprises a dielectric layer and a conductor layer.

12. The 3D memory device of claim 10, wherein the channel structure comprises a semiconductor channel and a memory film.

13. The 3D memory device of claim 10, further comprising a top select gate structure, wherein the top select gate is parallel to the gate line slit, forming a zigzag pattern extending in the first direction.

14. A method for forming a three-dimensional (3D) memory device, comprising:  
forming an alternating dielectric stack on a substrate;  
forming a staircase structure in the alternating dielectric stack;  
forming a plurality of channel structures in the alternating dielectric stack, each channel structures extending vertically through the alternating dielectric stack, and the plurality of channel structures being arranged in a hexagonal lattice and each hexagon comprising three pairs of sides, wherein a first pair is perpendicular to a first direction and parallel to a second direction, and , wherein the first direction is perpendicular to the second direction;  
forming a slit, and replacing a portion of the alternating dielectric stack with conductor layers to form an alternating conductor/dielectric stack comprising a plurality of conductor/dielectric layers;  
disposing a conductor in the slit to form a slit structure, wherein the slit structure is parallel to a second and a third pair of sides of each hexagon of the hexagonal lattice, forming a zigzag pattern extending in the first direction; and  
forming a plurality of contacts on the substrate.

15. The method of claim 14, wherein forming the channel structure comprises forming a semiconductor channel and forming a memory film.

16. The method of claim 14, wherein forming the slit structure comprises forming a gate line slit by PVD, CVD, ALD, or a combination thereof.

17. The method of claim 16, further comprises forming a plurality of through holes on the gate line slit.

18. The method of claim 14, further comprising forming a top select gate structure, wherein the top select gate is parallel to the slit structure, forming a zigzag pattern extending in the first direction.

19. The method of claim 14, wherein forming the plurality of contacts comprise forming a plurality of bit line contacts by photolithography, etching, thin film deposition, chemical mechanical polishing, or a combination thereof.

20. The method of claim 14, wherein forming the plurality of contacts comprise forming a plurality of through array contacts by photolithography, etching, thin film deposition, chemical mechanical polishing, or a combination thereof.




FIG. 1








FIG. 4A




FIG. 4B






FIG. 5B




FIG. 5A




FIG. 6B




FIG. 6A




FIG. 7B





FIG. 7A



800



**FIG. 8**

## INTERNATIONAL SEARCH REPORT

International application No.

PCT/CN2018/099378

<b>A. CLASSIFICATION OF SUBJECT MATTER</b>		
H01L 27/11578(2017.01)i; H01L 27/11573(2017.01)i		
According to International Patent Classification (IPC) or to both national classification and IPC		
<b>B. FIELDS SEARCHED</b>		
Minimum documentation searched (classification system followed by classification symbols)		
H01L		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)		
CNPAT, CNKI, WPI, EPODOC: three dimension, hexagon, direction, perpendicular, slit, extend, zigzag, gate, stack, alternate		
<b>C. DOCUMENTS CONSIDERED TO BE RELEVANT</b>		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
PX	CN 107658311 A (YANGTZE MEMORY TECHNOLOGIES CO., LTD.) 02 February 2018 (2018-02-02) claims 1-6, description, paragraphs [0044]-[0057], figures 2a-5b	1-8
A	CN 104157654 A (INSTITUTE OF MICROELECTRONICS, CHINESE ACADEMY OF SCIENCES) 19 November 2014 (2014-11-19) description, paragraphs [0024]-[0040], figures 1-10	1-20
A	CN 106601743 A (MACRONIX INT. CO., LTD.) 26 April 2017 (2017-04-26) the whole document	1-20
A	CN 104347634 A (SEMICONDUCTOR MFG INT. SHANGHAI CORP.) 11 February 2015 (2015-02-11) the whole document	1-20
A	CN 104253130 A (SAMSUNG ELECTRONICS CO., LTD.) 31 December 2014 (2014-12-31) the whole document	1-20
A	US 9263462 B2 (SK HYNIX INC.) 16 February 2016 (2016-02-16) the whole document	1-20
<input type="checkbox"/> Further documents are listed in the continuation of Box C. <input checked="" type="checkbox"/> See patent family annex.		
* Special categories of cited documents: "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier application or patent but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art "&" document member of the same patent family		
Date of the actual completion of the international search		Date of mailing of the international search report
29 October 2018		13 November 2018
Name and mailing address of the ISA/CN		Authorized officer
STATE INTELLECTUAL PROPERTY OFFICE OF THE P.R.CHINA 6, Xitucheng Rd., Jimen Bridge, Haidian District, Beijing 100088 China		WU,Huangfei
Facsimile No. (86-10)62019451		Telephone No. 86-(10)-53961430

Form PCT/ISA/210 (second sheet) (January 2015)

**INTERNATIONAL SEARCH REPORT**  
**Information on patent family members**

International application No.  
**PCT/CN2018/099378**

Patent document cited in search report			Publication date (day/month/year)	Patent family member(s)			Publication date (day/month/year)
CN	107658311	A	02 February 2018	None			
CN	104157654	A	19 November 2014	US	2017236836	A1	17 August 2017
				WO	2016023260	A1	18 February 2016
CN	106601743	A	26 April 2017	None			
CN	104347634	A	11 February 2015	None			
CN	104253130	A	31 December 2014	EP	2819169	A2	31 December 2014
				KR	20150002947	A	08 January 2015
				JP	2015012296	A	19 January 2015
				US	2015001460	A1	01 January 2015
US	9263462	B2	16 February 2016	US	2016013203	A1	14 January 2016
				KR	20160008404	A	22 January 2016

Form PCT/ISA/210 (patent family annex) (January 2015)