Docket No. 516693US

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

INVENTOR(S) Jun FUJIKI, et al.

SERIAL NO: New Application ART UNIT:
FILING DATE: Herewith EXAMINER:

FOR: SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING SAME

FEE TRANSMITTAL

No additional fee is required
Small entity status of this application under 37 C.F.R. §1.9 and §1.27 is claimed

☐ Track 1 Prioritized Examination

The Fee has been calculated as shown below:

FOR	NUMBER FILED	NUMBER EXTRA	RATE	CALCULATIONS
TOTAL CLAIMS	x \$100 =	\$ 0.00		
INDEPENDENT CLAIMS	3 - 3 =	0	x \$460 =	\$ 0.00
UTILITY APPLICATION SIZE FEE $32^* - 100 = \begin{cases} \text{(each addtl. 50)} \\ \text{(* 42 x.75)} \end{cases}$ sheets over 100'			x \$400 =	\$0.00
☐ MULTIPLE DEPENDEN	+ \$820 =	\$0.00		
■ LATE FILING OF DECL	+ \$160 =	\$160.00		
□ NON-ELECTRONIC FIL	ING FEE		+ \$400 =	\$0.00
FILING FEE SEARCH (\$300.00) (\$660.00	BASIC FEES	\$1,720.00		
	\$1,880.00			
☐ REDUCTION BY 50% F	\$0.00			
☐ FILING FEE REDUCED	\$0.00			
☐ FILING IN NON-ENGLI	\$0.00			
			TOTAL	\$1,880.00

Please charge Deposit Account No. 15-0030 in the amount of \$0.	6.80.00	amount	in the	15-0030	Account No	Deposit	Please charge	П
---	---------	--------	--------	---------	------------	---------	---------------	---

- Credit card payment is being made online (if electronically filed), or is attached hereto (if paper filed), in the amount of \$1,880.00.
- The Director is hereby authorized to charge any additional fees which may be required for the papers being filed herewith and for which no payment is enclosed herewith, or credit any overpayment to Deposit Account No. <u>15-0030</u>, with the **EXCEPTION** of deficiencies in fees for multiple dependent claims in new applications.

Submitted by:

Surinder Sachar

Registration No. 34,423

Customer Number

22850

Tel. (703) 413-3000 Fax. (703) 413-2220 (OMMN 02/12) Craig R. Feinberg Registration No.: 62,116

Application Data	Sheet 37 CFR 1.76	Attorney Docket Number	516693US	
Application Data	Sileet 37 CFK 1.76	Application Number	New Application	
Title of Invention	SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING SAME			

The application data sheet is part of the provisional or nonprovisional application for which it is being submitted. The following form contains the bibliographic data arranged in a format specified by the United States Patent and Trademark Office as outlined in 37 CFR 1.76. This document may be completed electronically and submitted to the Office in electronic format using the Electronic Filing System (EFS) or the document may be printed and included in a paper filed application. Secrecy Order 37 CFR 5.2 Portions or all of the application associated with this Application Data Sheet may fall under a Secrecy Order pursuant to 37 CFR 5.2 (Paper filers only. Applications that fall under Secrecy Order may not be filed electronically.) Inventor Information: **Inventor 1** Legal Name **Family Name** Suffix **Prefix Given Name** Middle Name Jun **FUJIKI Residence Information** Non US Residency City Mie **Country of Residence** Japan Mailing Address of Inventor: Address 1 c/o Toshiba Memory Corporation Address 2 1-1, Shibaura 1-chome State/Province City Minato-ku Tokyo **Postal Code** Country Japan **Inventor 2 Legal Name Prefix Given Name** Middle Name **Family Name** Suffix Shinya **ARAI Residence Information** Non US Residency City Yokkaichi **Country of Residence** Japan **Mailing Address of Inventor:** Address 1 c/o Toshiba Memory Corporation Address 2 1-1, Shibaura 1-chome Minato-ku State/Province Tokyo City **Postal Code** Country Japan **Inventor 3 Legal Name**

Application Data	Sheet 37 CFR 1.76	Attorney Docket Number	516693US	
Application Data	Sileet 37 CFK 1.76	Application Number	New Application	
Title of Invention	SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING SAM			

Prefix	Prefix Given Name			Middle Name Fa			amily Name		Suffix		
	Kotaro						F	UJII			
Residence	e Informat	ion	Non US Resid	ency							
City	Yokkaich	ni					Cou	ntry of Residence	се	Japan	
Mailing A	ddress of	Invento	r:			'			ľ		
Address 1		c/o T	Гoshiba Memor	y Corporat	ion						
Address 2	2	1-1,	Shibaura 1-cho	me							
City	Minato-ku					State	/Prov	vince	Tok	куо	
Postal Co	de			C	ount	ry	Jap	an			
Enter eith	Correspondence Information: Enter either Customer Number or complete the Correspondence Information section below. For further information see 37 CFR 1.33(a).										
			•	<u> </u>	nder	nce Inf	orma	ation of this app	licat	tion.	
Customer	Number	2	22850								
Email Add	dress	c	blonpat@oblo	n.com							
Applica			_	UCTOR M	EMO	RY DE	VICE	E AND METHOD	FOF	R MANUFA	CTURING
Title of the			SAME								
Attorney I	Docket Nu	ımber	516693US	516693US Small Entity Status Claimed							
Application	n Type		Nonprovisio	nal							
Subject M	atter		Utility	Т	_						
Total Nun	ber of Dra	awing S	heets (if any)	15	Su	ggeste	d Fi	gure for Publica	ation	(if any)	
Filing By Reference:											
Only complete this section when filing an application by reference under 35 U.S.C. 111(c) and 37 CFR 1.57(a). Do not complete this section if application papers including a specification and any drawings are being filed. Any domestic benefit or foreign priority information must be provided in the appropriate section(s) below (i.e., "Domestic Benefit/National Stage Information" and "Foreign Priority Information"). For the purposes of a filing date under 37 CFR 1.53(b), the description and any drawings of the present application are replaced by this reference to the previously filed application, subject to conditions and requirements of 37 CFR 1.57(a).											
Application application	number of t	he previo	usly filed	Filing date (`	YYYY	-MM-DI	D)	Intellectual Prope	erty A	Authority or C	ountry

Application Data	Sheet 37 CFR 1.76	Attorney Docket Number	516693US	
Application Data	Sileet 37 CFK 1.76	Application Number	New Application	
Title of Invention	SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING SAME			

Publication Infor	mation:							
	Request Early Publication (Fee required at time of Request 37 CFR 1.219)							
Request Not to Publish. I hereby request that the attached application not be published under 35 U.S.C. 122(b) and certify that the invention disclosed in the attached application has not and will not be the subject of an application filed in another country, or under a multilateral international agreement, that requires publication at eighteen months after filing.								
Representative Ir	formation:							
this information in the Applic Either enter Customer Num	should be provided for all protation Data Sheet does not doer or complete the Represed for the Representative In	constitut entative	te a power of attorney Name section below.	in the app	olication (see 37 CFR 1.32).			
Please Select One:	Customer Number	□ US	S Patent Practitioner	☐ Limit	ed Recognition (37 CFR 11.9)			
Customer Number	22850							
Domestic Benefit	/National Stage I	nforr	nation:					
National Stage entry fron the specific reference rec	n a PCT application. Prov	iding th) or 12	nis information in the 0, and 37 CFR 1.78	e applicat	20, 121, or 365(c) or indicate ion data sheet constitutes			
Prior Application Status								
Application Number	Continuity Type		Prior Application	Number	Filing Date (YYYY-MM-DD)			
Foreign Priority I	nformation:							
This section allows for the applicant to claim priority to a foreign application. Providing this information in the application data sheet constitutes the claim for priority as required by 35 U.S.C. 119(b) and 37 CFR 1.55. When priority is claimed to a foreign application that is eligible for retrieval under the priority document exchange program (PDX) the information will be used by the Office to automatically attempt retrieval pursuant to 37 CFR 1.55(i)(1) and (2). Under the PDX program, applicant bears the ultimate responsibility for ensuring that a copy of the foreign application is received by the Office from the participating foreign intellectual property office, or a certified copy of the foreign priority application is filed, within the time period specified in 37 CFR 1.55(g)(1).								
Application Number	Country Filing Date (YYYY-MM-DD) Access Code (if applica			Access Code (if applicable)				
2017-247987	Japan	2017-12-25 6D0B		6D0B				
Statement under 37 CFR 1.55 or 1.78 for AIA (First Inventor to File) Transition Applications								

Application Data Sheet 37 CFR 1.76			Attorney Docket Number	516693US				
, , , , , , , , , , , , , , , , , , ,		Application Number	New Application					
Title	Title of Invention SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING SAME							
	This application (1) claims priority to or the benefit of an application filed before March 16, 2013 and (2) also contains, or contained at any time, a claim to a claimed invention that has an effective filing date on or after March 16, 2013. NOTE: By providing this statement under 37 CFR 1.55 or 1.78 this application, with a filing date on or after March 16, 2013, will be examined under the first inventor to file provisions of the AIA.							
Au	thorization o	or Opt-Out of Autho	rization to Permit A	Access:				
peri sub	mit a participating for	eign intellectual property (IP) of I the European Patent Office (El	fice access to the instant applica	cant has provided written authority to ation-as-filed (see paragraph A in s from the instant application (see				
		e not to provide an authorization g the corresponding box A or B	identified in subsection 1 below or both in subsection 2 below.	, applicant must opt-out of the				
Afte	r the initial filing of a	n application, an Application Da		th the <u>INITIAL</u> filing of an application. vide or rescind authorization for access propriate.				
1. /	Authorization to Pe	rmit Access by a Foreign Inte	llectual Property Office(s)					
A. <u>Priority Document Exchange (PDX)</u> - Unless box A in subsection 2 (opt-out of authorization) is checked, the undersigned hereby <u>grants the USPTO authority</u> to provide the European Patent Office (EPO), the Japan Patent Office (JPO), the Korean Intellectual Property Office (KIPO), the State Intellectual Property Office of the People's Republic of China (SIPO), the World Intellectual Property Organization (WIPO), and any other foreign intellectual property office participating with the USPTO in a bilateral or multilateral priority document exchange agreement in which a foreign application claiming priority to the instant patent application is filed, access to: (1) the instant patent application-as-filed and its related bibliographic data, (2) any foreign or domestic application to which priority or benefit is claimed by the instant application and its related bibliographic data, and (3) the date of filing of this Authorization. See 37 CFR 1.14(h)(1).								
und the	B. <u>Search Results from U.S. Application to EPO</u> - Unless box B in subsection 2 (opt-out of authorization) is checked, the undersigned hereby <u>grants the USPTO authority</u> to provide the EPO access to the bibliographic data and search results from the instant patent application when a European patent application claiming priority to the instant patent application is filed. See 37 CFR 1.14(h)(2).							
сор	The applicant is reminded that the EPO's Rule 141(1) EPC (European Patent Convention) requires applicants to submit a copy of search results from the instant application without delay in a European patent application that claims priority to the instant application.							
2.	Opt-Out of Authoriz	zations to Permit Access by a	Foreign Intellectual Property	Office(s)				
	A. Applicant <u>DOES NOT</u> authorize the USPTO to permit a participating foreign IP office access to the instant applicationas-filed. If this box is checked, the USPTO will not be providing a participating foreign IP office with any documents and information identified in subsection 1A above.							
	B. Applicant <u>DOES NOT</u> authorize the USPTO to transmit to the EPO any search results from the instant patent application. If this box is checked, the USPTO will not be providing the EPO with search results from the instant application.							
	TE: Once the application in accordance		rise publicly available, the USPT	O may provide access to the				
								

Application Data	Sheet 37 CFR 1.76	Attorney Docket Number	516693US	
Application Data	Sileet 37 CFK 1.76	Application Number	New Application	
Title of Invention	SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING SAM			

Applica	nt Infori	mation:			
Providing assignment information in this section does not substitute for compliance with any requirement of part 3 of Title 37 of CFR to have an assignment recorded by the Office.					
Applicant	1				
completed. applicant ur assign the i CFR 1.46. I person who	The informated ander 37 CFR on the communities of the applicant otherwise shaped and the communities of the	tion to be provided 1.43; or the name person who otherw t is an applicant u lows sufficient pro	I in this section is the na and address of the ass rise shows sufficient pro nder 37 CFR 1.46 (ass	ame and address of the ignee, person to whom opprietary interest in the rignee, person to whom the rignee, person to whom the rignee, person to whom the right one or more join	.45), this section should not be legal representative who is the the inventor is under an obligation to matter who is the applicant under 37 the inventor is obligated to assign, or t inventors, then the joint inventor or
Assigne	ее		☐ Legal Represent	ative under 35 U.S.C. 1	17
☐ Person	to whom the	inventor is obligat	ed to assign.	☐ Person who show	s sufficient proprietary interest
If applican	t is the legal	representative,	indicate the authority	to file the patent app	lication, the inventor is:
Name of th	ne Deceased	d or Legally Inca	pacitated Inventor :		
If the Appli	icant is an C	organization che	ck here.		
Organizat	ion Name	TOSHIBA	MEMORY CORPO	RATION	
Mailing A	ddress Info	rmation For Ap	plicant:		
Address 1		1-1, Shibaura	1-chome		
Address 2					
City		Minato-ku		State/Province	Tokyo
Country	Japan			Postal Code	
Phone Nur	mber			Fax Number	
Email Add	ress				•
Assignee Information including Non-Applicant Assignee Information:					
Providing assignment information in this section does not substitute for compliance with any requirement of part 3 of Title 37 of CFR to have an assignment recorded by the Office.					
Assignee 1					
Complete this section if assignee information, including non-applicant assignee information, is desired to be included on the patent application publication. An assignee-applicant identified in the "Applicant Information" section will appear on the patent application publication as an applicant. For an assignee-applicant, complete this section only if identification as an assignee is also desired on the patent application publication.					
If the Assi	gnee or Non	-Applicant Assig	nee is an Organizatio	on check here.	
Organization Name TOSHIBA MEMORY CORPORATION					

Application Data	Shoot 27 CED 1 76	Attorney Docket Number	516693US	
Application Data Sheet 37 CFR 1.76		Application Number	New Application	
Title of Invention	SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING SAME			

Mailing A	ddress Info	rmation For Assignee ir	ncluding Non-Applicant Assigr	nee:	
Address 1		1-1, Shibaura 1-chome			
Address 2					
City		Minato-ku	State/Province	Tokyo	
Country	Japan		Postal Code		
Phone Number			Fax Number		
Email Address			•	•	

Signature:

NOTE: This Application Data Sheet must be signed in accordance with 37 CFR 1.33(b). However, if this Application Data Sheet is submitted with the INITIAL filing of the application and either box A or B is not only 10% checked in subsection 2 of the "Authorization or Opt-Out of Authorization to Permit Access" section, then this form must also be signed in accordance with 37 CFR 1.14(c).

This Application Data Sheet <u>must</u> be signed by a patent practitioner if one or more of the applicants is a juristic entity (e.g., corporation or association). If the applicant is two or more joint inventors, this form must be signed by a patent practitioner, <u>all</u> joint inventors who are the applicant, or one or more joint inventor-applicants who have been given power of attorney (e.g., see USPTO Form PTO/AIA/81) on behalf of <u>all</u> joint inventor-applicants.

See 37 CFR 1.4(d) for the manner of making signatures and certifications.

	- All	Harrie II		
Signatu		14 12 12 12	Date (YYYY-MM-DD) 2018-09-12	
First Na	"" " " "	Last Name	Registration Number	

Craig R. Feinberg Registration No.: 62,116

SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING SAME

CROSS-REFERENCE TO RELATED APPLICATION

This application is based upon and claims the benefit of priority from Japanese Patent Application No. 2017-247987, filed on December 25, 2017; the entire contents of which are incorporated herein by reference.

10 <u>FIELD</u>

5

20

25

30

Embodiments described herein relate generally to a semiconductor memory device and a method for manufacturing same.

15 <u>BACKGROUND</u>

In recent years, a stacked semiconductor memory device has been proposed in which memory cells are integrated three-dimensionally. For such a stacked semiconductor memory device, investigations are being performed to realize even more downsizing by providing a thick insulating film between the semiconductor substrate and the memory cells and by forming a control circuit inside the insulating film and the upper layer portion of the semiconductor substrate. In such a case, a conductive film is provided on the insulating film and used as a source line.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a cross-sectional view showing a semiconductor memory device according to a first embodiment;

- FIG. 2 is a cross-sectional view showing the semiconductor memory device according to the first embodiment;
- FIG. 3 is a top view showing the semiconductor memory device according to the first embodiment;
- FIG. 4 is a cross-sectional view showing a memory cell transistor of the semiconductor memory device according to the

first embodiment;

5

10

15

25

30

- FIG. 5 is a cross-sectional view showing a memory cell transistor of the semiconductor memory device according to the first embodiment;
- FIG. 6 is a cross-sectional view showing a method for manufacturing the semiconductor memory device according to the first embodiment;
- FIG. 7 is a cross-sectional view showing a method for manufacturing the semiconductor memory device according to the first embodiment;
- FIG. 8 is a cross-sectional view showing a method for manufacturing the semiconductor memory device according to the first embodiment;
- FIG. 9 is a cross-sectional view showing a method for manufacturing the semiconductor memory device according to the first embodiment;
- FIG. 10 is a cross-sectional view showing a method for manufacturing the semiconductor memory device according to the first embodiment;
- 20 FIG. 11 is a cross-sectional view showing a semiconductor memory device according to a second embodiment;
 - FIG. 12 is a cross-sectional view showing a semiconductor memory device according to a third embodiment;
 - FIG. 13 is a top view showing the semiconductor memory device according to the third embodiment;
 - FIG. 14 is a cross-sectional view showing a method for manufacturing the semiconductor memory device according to the third embodiment; and
 - FIG. 15 is a cross-sectional view showing a method for manufacturing the semiconductor memory device according to the third embodiment.

35 <u>DETAILED DESCRIPTION</u>

According to one embodiment, a semiconductor memory

device includes a semiconductor substrate including a diode formed in an upper layer portion of the semiconductor substrate, a first insulating film provided above the semiconductor substrate, a first conductive film provided above the first insulating film and coupled to the diode, a stacked body provided above the first conductive film, an insulator and an electrode film being stacked alternately in the stacked body, a semiconductor member piercing the stacked body and being connected to the first conductive film, and a charge storage member provided between the electrode film and the semiconductor member.

First embodiment

5

10

15

20

25

30

35

A first embodiment will now be described.

FIG. 1 and FIG. 2 are cross-sectional views showing a semiconductor memory device according to the embodiment.

FIG. 3 is a top view showing the semiconductor memory device according to the embodiment.

FIG. 4 and FIG. 5 are cross-sectional views showing the memory cell transistor of the semiconductor memory device according to the embodiment.

The drawings are schematic and are drawn with appropriate exaggerations or omissions. For example, the components are drawn to be larger and fewer than the actual components. Also, the numbers, dimensional ratios, etc., of the components do not always match between the drawings.

The semiconductor memory device according to the embodiment is stacked NAND flash memory.

As shown in FIG. 1, a silicon substrate 10 is provided in the semiconductor memory device 1 according to the embodiment. For example, the silicon substrate 10 is formed of single-crystal silicon (Si).

As shown in FIG. 2, for example, the conductivity type of the main body portion of the silicon substrate 10 is a p-type. An n-type well 11 is formed in a portion of the upper layer portion of the silicon substrate 10. A p-type well 12 is formed

in a portion of the upper layer portion of the n-type well 11. An n^+ -type diffusion layer 13 is formed in a portion of the upper layer portion of the p-type well 12. The donor concentration of the n^+ -type diffusion layer 13 is higher than the donor concentration of the n-type well 11.

5

10

15

20

25

30

35

A diode 21 is formed at the interface between the silicon substrate 10 and the n-type well 11; a diode 22 is formed at the interface between the p-type well 12 and the n-type well 11; and a diode 23 is formed at the interface between the p-type well 12 and the n⁺-type diffusion layer 13. A bidirectional diode 20 is formed by connecting the diode 21, the diode 22, and the diode 23 in series. One or multiple bidirectional diodes 20 are formed in a portion of the upper layer portion of the silicon substrate 10.

A diffusion layer 15 and STI (Shallow Trench Isolation (an element-separating insulating film)) 16 are formed in the upper layer portion of the silicon substrate 10. Also, for example, the source/drain layers of MOSFETs (Metal-Oxide-Semiconductor Field-Effect Transistors) (not illustrated), etc., are formed in the upper layer portion of the silicon substrate 10.

As shown in FIG. 1 and FIG. 2, a gate insulating layer 31 is formed on the silicon substrate 10; and an insulating film 32 is formed on the gate insulating layer 31. For example, the gate insulating layer 31 and the insulating film 32 are formed of silicon oxide (SiO). For example, the gate insulating layer 31 is formed by thermal oxidation of the silicon substrate 10; and, for example, the insulating film 32 is formed by CVD (Chemical Vapor Deposition) using TEOS (Tetraethyl orthosilicate $(Si(OC_2H_5)_4)$) as a source material.

In the specification hereinbelow, an XYZ orthogonal coordinate system is employed for convenience of description. Two mutually-orthogonal directions parallel to an upper surface 10a of the silicon substrate 10 are taken as an "X-direction" and a "Y-direction;" and a direction perpendicular to the upper surface 10a of the silicon substrate 10 is taken as a "Z-direction." Although a direction that is in the Z-direction

from the silicon substrate 10 toward the insulating film 32 also is called "up" and the reverse direction also is called "down," these expressions are for convenience and are independent of the direction of gravity.

5

10

15

20

25

30

35

A gate electrode 33 is provided inside the insulating film 32 on the gate insulating layer 31. A MOSFET 35 is formed of source/drain layers (not illustrated), the gate insulating layer 31, and the gate electrode 33. Interconnects 36 and plugs 37 are formed inside the insulating film 32. A portion of the plugs 37 connects the interconnects 36 to each other; and another portion of the plugs 37 connects the interconnect 36 to the diffusion layer 15 of the silicon substrate 10. A control circuit 39 includes the MOSFET 35, a portion of the interconnects 36, and a portion of the plugs 37. Other components may be included in the control circuit 39. A plug 40 is provided on the interconnect 36 of the uppermost level inside the insulating film 32.

A source electrode film 41 is provided on the insulating film 32. The configuration of the source electrode film 41 is a substantially flat plate configuration spreading along the XY plane and is patterned into a prescribed configuration as described below. In the source electrode film 41, for example, a metal layer 42 that is made of tungsten (W) is provided; and, for example, a silicon layer 43 that is made of polycrystalline silicon (Si) is provided on the metal layer 42. An insulating film 44 is provided at the periphery of the source electrode film 41. An insulating film 45 that pierces the source electrode film 41 in the Z-direction is provided in a region surrounded with the source electrode film 41.

A portion of the lower surface of the source electrode film 41 contacts the plug 40. Thereby, the portion of the source electrode film 41 is connected to the upper end of the plug 40. The lower end of the plug 40 is connected to a portion of the interconnect 36 of the uppermost level. The interconnect 36 is connected to the interconnects 36 of lower levels by the plugs 37; and a portion of the interconnect 36 of the lowermost level

is connected to the upper surface of the n⁺-type diffusion layer 13 via the plug 37. Thereby, a portion of the source electrode film 41 is connected to one end of the bidirectional diode 20 via the plug 40, the multiple interconnects 36, and the multiple plugs 37. The current path from the source electrode film 41 to the bidirectional diode 20 is insulated from the control circuit 39.

5

10

15

20

25

30

35

A stacked body 50 is provided on the source electrode film 41. In the stacked body 50, insulating films 51 and electrode films 52 are stacked alternately along the Z-direction. The insulating films 51 are made of, for example, silicon oxide; and the electrode films 52 are made of, for example, tungsten. The configuration of the end portion of the stacked body 50 is a staircase configuration in which terraces are formed every electrode film 52. Air gaps may be formed as the insulators instead of the insulating films 51.

A columnar portion 60 is provided inside the stacked body 50. The configuration of the columnar portion 60 is a circular column having a central axis extending in the Z-direction. A silicon member 61 is provided at the lower portion of the columnar portion 60; and a silicon pillar 62 is provided on the silicon member 61. A memory film 63 is provided at the periphery of the silicon pillar 62. The silicon pillar 62 is connected to the silicon member 61; and the silicon member 61 is connected to the source electrode film 41.

As shown in FIG. 4 and FIG. 5, a core member 64 that is made of silicon oxide is provided inside the silicon pillar 62. A tunneling insulating film 65, a charge storage film 66, and a silicon oxide layer 67 are provided in this order from the inner side, i.e., the silicon pillar 62 side, toward the outer side in the memory film 63. On the other hand, an aluminum oxide layer 68 is provided on the upper surface of the electrode film 52, on the lower surface of the electrode film 52, and on the side surface of the electrode film 52 opposing the silicon pillar 62. A blocking insulating film 69 includes the silicon oxide layer 67 and the aluminum oxide layer 68.

Although the tunneling insulating film 65 normally is insulative, the tunneling insulating film 65 is a film in which a tunneling current flows when a prescribed voltage within the range of the drive voltage of the semiconductor memory device 1 is applied and is, for example, a single-layer silicon oxide film or an ONO film in which a silicon oxide layer, a silicon nitride layer, and a silicon oxide layer are stacked in this order. The charge storage film 66 is a film that can store charge, is made from, for example, a material having trap sites of electrons, and is made of, for example, silicon nitride. The blocking insulating film 69 is a film in which a current substantially does not flow even when a voltage within the range of the drive voltage of the semiconductor memory device 1 is applied.

5

10

15

20

25

30

35

The memory film 63 is formed of the tunneling insulating film 65, the charge storage film 66, and the blocking insulating film 69. The memory film 63 is disposed between the silicon pillar 62 and the electrode film 52. The columnar portion 60 includes the silicon member 61, the silicon pillar 62, the memory film 63, and the core member 64. The silicon pillar 62 is insulated from the electrode films 52 by the memory film 63. The silicon member 61 also is insulated from the electrode films 52 by an insulating film (not illustrated).

As shown in FIG. 1 to FIG. 3, an insulating film 70 that is made of, for example, silicon oxide is provided at the periphery of the stacked body 50 on the source electrode film 41 and on the insulating film 44. An insulating plate 71 is provided inside the insulating film 70 to substantially surround the stacked body 50. The insulating plate 71 is separated from the stacked body 50. The insulating plate 71 pierces the source electrode film 41 and reaches the insulating film 32. Also, multiple insulating plates 72 that extend in the X-direction are provided inside the stacked body 50. The insulating plates 72 pierce the insulating films 51 and the electrode films 52 of the stacked body 50 and reach the source electrode film 41. For example, a block that is used as the minimum unit of the data erase is formed of each of the stacked bodies 50 divided in the

Y-direction by the insulating plates 72. For example, the insulating plates 71 and 72 are formed of silicon oxide. The insulating plate 71 and the insulating plates 72 may be linked to each other. Also, the configuration of the insulating plate 71 may be a frame-like configuration surrounding the stacked body 50 when viewed from the Z-direction. However, even in such a case, the insulating plate 71 is separated from the stacked body 50.

5

10

15

20

25

30

35

The source electrode film 41 is divided by the insulating plate 71 into a central portion 41a disposed on the inner side of the insulating plate 71 and a peripheral portion 41b disposed on the outer side of the insulating plate 71. The central portion 41a and the peripheral portion 41b are insulated from each other by the insulating plate 71. In other words, the lower portion of the insulating plate 71 is disposed between the central portion 41a and the peripheral portion 41b. The central portion 41a is connected to the silicon pillars 62 via the silicon members 61. The peripheral portion 41b is connected to the bidirectional diode 20 via the plug 40, the interconnects 36, and the plugs 37.

Bit lines 75 that extend in the Y-direction are provided on the stacked body 50 and on the insulating film 70. The bit lines 75 are connected to the upper ends of the silicon pillars 62. An insulating film 76 is provided on the stacked body 50 and on the insulating film 70 to cover the bit lines 75. A plug 77 is provided inside the insulating film 76. A through-via 78 that extends in the Z-direction to pierce the stacked body 50 and the insulating film 45 surrounded with the source electrode film 41 is provided between the plug 77 and the interconnect 36 of the control circuit 39. An insulating film 79 that is made of, for example, silicon oxide is provided at the periphery of the The through-via 78 is insulated from the through-via 78. electrode films 52 and the source electrode film 41 by the insulating film 79. An upper layer interconnect 80 is provided on the plug 77 and is connected to the plug 77.

As shown in FIG. 2 and FIG. 3, contacts 81 to 83 are

provided inside the insulating film 70. The lower ends of the contacts 81 are connected to the electrode films 52; and the upper ends of the contacts 81 are connected to a portion of the upper layer interconnects (not illustrated). The lower ends of the contacts 82 are connected to the source electrode film 41; and the upper ends of the contacts 82 are connected to another portion of the upper layer interconnects (not illustrated). The lower ends of the contacts 83 are connected to the diffusion layers 15 of the silicon substrate 10, etc.; and the upper ends of the contacts 83 are connected to yet another portion of the upper layer interconnects (not illustrated).

5

10

15

20

25

30

35

In the semiconductor memory device 1 according to the embodiment, a memory cell 59 is formed at each crossing portion between the electrode films 52 and the silicon pillars 62. The channel of the memory cell 59 is the silicon pillar 62; the gate insulating film is the tunneling insulating film 65 and the blocking insulating film 69; the gate is the electrode film 52; and the charge storage member is the charge storage film 66. The control circuit 39 injects charge from the silicon pillar 62 into the charge storage film 66 and discharges the charge from the charge storage film 66 into the silicon pillar 62 by controlling the potentials of the source electrode film 41, the bit lines 75, and the electrode films 52. Thereby, the threshold voltages of the memory cells 59 are changed; and data is stored.

A method for manufacturing the semiconductor memory device according to the embodiment will now be described.

FIG. 6 to FIG. 10 are cross-sectional views showing the method for manufacturing the semiconductor memory device according to the embodiment.

First, as shown in FIG. 6 and FIG. 2, the n-type well 11, the p-type well 12, the n⁺-type diffusion layer 13, the diffusion layer 15, the STI 16, etc., are formed in the upper layer portion of the silicon substrate 10. Thereby, the bidirectional diode 20 is formed in a portion of the upper layer portion of the silicon substrate 10.

Continuing, the gate insulating layer 31 is formed in the upper surface 10a of the silicon substrate 10 by performing thermal oxidation treatment. Then, for example, the gate electrode 33, the plugs 37, the interconnects 36, and the plug 40 are formed while forming the insulating film 32 by repeating CVD using TEOS as a source material. Thereby, the control circuit 39 is formed inside the insulating film 32 and the upper layer portion of the silicon substrate 10. At this time, the plug 40 is connected to the n⁺-type diffusion layer 13 via a portion of the plugs 37 and a portion of the interconnects 36.

5

10

15

20

25

30

35

Continuing, the source electrode film 41 is formed by forming the metal layer 42 on the insulating film 32 and by depositing the silicon layer 43 on the metal layer 42. Then, the source electrode film 41 is patterned; the insulating film 44 is formed at the periphery of the source electrode film 41; and the insulating film 45 is formed in a region surrounded with the source electrode film 41.

Continuing, the stacked body 50 is formed on the source electrode film 41, the insulating film 44, and the insulating film 45 by alternately depositing the insulating films 51 made of silicon oxide and insulative sacrificial films 91 made of silicon nitride (SiN). The material of the sacrificial films 91 is not limited to silicon nitride as long as the material is insulative and has etching selectivity with respect to the insulating films 51. Then, the end portion of the stacked body 50 is patterned into a staircase configuration in which a terrace is formed every sacrificial film 91. Then, the insulating film 70 is formed at the periphery of the stacked body 50 by depositing silicon oxide.

Continuing as shown in FIG. 7, a mask pattern 92 is formed on the stacked body 50 and on the insulating film 70. Then, reactive ion etching (RIE) is performed using the mask pattern 92 as a mask. Specifically, positive ions of the etching species are generated by plasmatizing an etching gas; and the positive ions are accelerated by applying an electric field and caused to collide selectively with the stacked body 50 via the mask pattern 92. Thereby, memory holes 93 are formed in the

stacked body 50. At this time, the stacked body 50 is formed from insulating materials, i.e., silicon oxide and silicon nitride; therefore, a positive charge that originates in the positive ions of the etching species accumulates inside the memory holes 93. On the other hand, at this stage, a negative charge accumulates on the outer surface of the intermediate structure body. In FIG. 7, the positive charge is illustrated by the symbols of "+" surrounded with a circle; and the negative charge is illustrated by the symbols of "-" surrounded with a circle.

5

10

15

20

25

30

35

Continuing as shown in FIG. 8, when the memory holes 93 reach the source electrode film 41, the positive charge that has accumulated inside the memory holes 93 moves into the source electrode film 41 and further flows into the n⁺-type diffusion layer 13 via the plug 40, the interconnects 36, and the plugs 37 as shown by a path E in FIG. 8. Thereby, the diode 23 and the diode 21 of the bidirectional diode 20 breakdown; and the positive charge flows into the silicon substrate 10 via the bidirectional diode 20 and is discharged to the outside via the silicon substrate 10. As a result, arcing inside the insulating film 32 can be prevented.

Continuing as shown in FIG. 9, FIG. 4, and FIG. 5, the silicon members 61 are formed by epitaxial growth of the silicon inside the lower portions of the memory holes 93 by using the silicon layer 43 as a starting point. Then, the silicon oxide layer 67, the charge storage film 66, the tunneling insulating film 65, the silicon pillar 62, and the core member 64 are formed on the inner surfaces of the memory holes 93 on the silicon members 61. The silicon pillars 62 are connected to the source electrode film 41 via the silicon members 61. Then, a through-via hole 94 is formed to pierce the stacked body 50, the insulating film 45, and the upper portions of the insulating film 32 and reach a portion of the interconnect 36. Then, the insulating film 79 is formed on the inner surface of the through-via hole 94; and the through-via 78 is formed on the inner surface of the insulating film 79. The through-via 78 is connected to the interconnect 36.

Continuing as shown in FIG. 10 and FIG. 3, slits 95 are formed to pierce the insulating film 70 and the source electrode film 41; and slits 96 are formed to pierce the stacked body 50. The source electrode film 41 is divided into the central portion 41a and the peripheral portion 41b by the slits 95. This dividing causes the central portion 41a to be insulated from the silicon substrate 10 because the plug 40 is connected to only the peripheral portion 41b. Then, the sacrificial films 91 (referring to FIG. 9) are removed by performing wet etching via the slits 96. As a result, spaces 97 are formed where the sacrificial films 91 are removed.

5

10

15

20

25

30

35

Continuing as shown in FIG. 1, FIG. 4, and FIG. 5, the aluminum oxide layer 68 is formed on the inner surfaces of the spaces 97 via the slits 96. The aluminum oxide layer 68 contacts the silicon oxide layer 67; and the blocking insulating film 69 is formed of the aluminum oxide layer 68 and the silicon oxide layer 67. The memory film 63 is formed of the tunneling insulating film 65, the charge storage film 66, and the blocking insulating film 69. Then, a barrier metal layer (not illustrated) is formed on the inner surfaces of the spaces 97 via the slits 96; subsequently, the electrode film 52 is formed by filling a conductive material such as tungsten, etc., into the spaces 97. Then, the portions of the electrode film 52 and the aluminum oxide layer 68 formed inside the slits 95 and inside the slits 96 are removed by etching. Then, by filling silicon oxide into the slits 95 and into the slits 96, the insulating plates 71 are formed inside the slits 95; and the insulating plates 72 are formed inside the slits 96 (referring to FIG. 3).

Continuing as shown in FIG. 1, the bit lines 75 that extend in the Y-direction are formed on the stacked body 50 and on the insulating film 70 and connected to the silicon pillars 62. The insulating film 76 is formed on the stacked body 50 and on the insulating film 70; and the plug 77 and the upper layer interconnect 80 are formed inside the insulating film 76. The upper layer interconnect 80 is connected to the through-via 78 via the plug 77. Thus, the semiconductor memory device 1

according to the embodiment is manufactured.

Effects of the embodiment will now be described.

In the embodiment as shown in FIG. 6, the bidirectional diode 20 is formed in the upper layer portion of the silicon substrate 10. Also, the source electrode film 41 is connected to the bidirectional diode 20 via the plug 40, the interconnects 36, and the plugs 37 when forming the source electrode film 41 on the insulating film 32. Thereby, when the memory holes 93 reach the source electrode film 41 as shown in FIG. 8, the bidirectional diode 20 breaks down due to the positive charge accumulated inside the memory holes 93; and the positive charge flows in the silicon substrate 10 via the source electrode film 41, the plug 40, the interconnects 36, the plugs 37, the n⁺-type diffusion layer 13, the p-type well 12, and the n-type well 11 and is emitted to the outside. Thereby, the arcing inside the insulating film 32 can be prevented; and the breakdown of the insulating film 32 can be avoided.

As shown in FIG. 10, the source electrode film 41 is divided into the central portion 41a and the peripheral portion 41b by forming the slits 95. As a result, in the semiconductor memory device 1 after completion shown in FIG. 1, the central portion 41a of the source electrode film 41 to which the silicon pillars 62 are connected can be insulated reliably from the silicon substrate 10; and the parasitic capacitance of the source electrode film 41 decreases. As a result, the operations of the semiconductor memory device 1 are more stable and faster.

Second embodiment

5

10

15

20

25

30

35

A second embodiment will now be described.

FIG. 11 is a cross-sectional view showing a semiconductor memory device according to the embodiment.

As shown in FIG. 11, the semiconductor memory device 2 according to the embodiment differs from the semiconductor memory device 1 according to the first embodiment described above (referring to FIG. 1 to FIG. 5) in that the insulating plate 71 is not provided. The insulating plates 72 (referring to FIG.

3) are provided in the semiconductor memory device 2 as well.

The semiconductor memory device 2 can be manufactured by forming only the slits 96 (referring to FIG. 3) and by not forming the slits 95 in the process shown in FIG. 10.

According to the embodiment as well, similarly to the first embodiment described above, the positive charge that accumulates inside the memory holes 93 (referring to FIG. 7) flows in the bidirectional diode 20 via the source electrode film 41, the plug 40, the interconnects 36, and the plugs 37, causes the bidirectional diode 20 to breakdown, and is discharged to the outside via the silicon substrate 10. As a result, the breakdown of the insulating film 32 can be avoided.

In the semiconductor memory device 2 according to the embodiment, although the source electrode film 41 is not divided by the insulating plate 71 (referring to FIG. 1 and FIG. 3), the bidirectional diode 20 is interposed between the source electrode film 41 and the silicon substrate 10; therefore, the source electrode film 41 can be driven electrically independently from the silicon substrate 10 within the range of the prescribed potential difference.

Otherwise, the configuration, the manufacturing method, and the effects of the embodiment are similar to those of the first embodiment described above.

25 Third embodiment

5

10

15

20

30

35

A third embodiment will now be described.

FIG. 12 is a cross-sectional view showing a semiconductor memory device according to the embodiment.

FIG. 13 is a top view showing the semiconductor memory device according to the embodiment.

In the semiconductor memory device 3 according to the embodiment as shown in FIG. 12 and FIG. 13, a silicon film 54 that is made of conductive polysilicon, an insulating film 55, and a plug 56 are provided in addition to the configuration of the semiconductor memory device 1 according to the first embodiment described above (referring to FIG. 1 to FIG. 5).

The insulating plates 71 and the insulating plates 72 are linked to each other. The source electrode film 41 is not divided by the insulating plates 71 and 72; but the silicon film 54 is divided by the insulating plates 71 and 72. The silicon members 61 (referring to FIG. 1) are not provided; and the silicon pillars 62 are directly connected to the source electrode film 41.

Details will now be described.

5

10

15

20

25

30

35

The silicon film 54 is disposed between the source electrode film 41 and the stacked body 50; and the configuration of the silicon film 54 is a substantially flat plate configuration spreading along the XY plane. The insulating film 55 is disposed between the source electrode film 41 and the silicon film 54. The plug 56 pierces the insulating film 55 and the silicon layer 43 of the source electrode film 41; the lower end of the plug 56 contacts the metal layer 42 of the source electrode film 41; and the upper end of the plug 56 contacts the silicon film 54. Thereby, a portion of the silicon film 54 is connected to the source electrode film 41 via the plug 56. Similarly to the first embodiment, the source electrode film 41 is connected to the bidirectional diode 20 via the plug 40. Accordingly, a portion of the silicon film 54 is connected to the bidirectional diode 20 formed in a portion of the upper layer portion of the silicon substrate 10. The current path that reaches the bidirectional diode 20 from the silicon film 54 is insulated from the control circuit 39. The insulating film 44 is provided at the periphery of a stacked structure made of the source electrode film 41, the insulating film 55, and the silicon film 54. The insulating film 45 pierces the stacked structure in the Z-direction.

Although the insulating plates 71 and the insulating plates 72 pierce the silicon film 54 in the Z-direction, the insulating plates 71 and the insulating plates 72 do not pierce the source electrode film 41. Therefore, the silicon film 54 is divided into a central portion 54a and a peripheral portion 54b by the insulating plates 71; but the source electrode film 41 is

not divided by the insulating plates 71. The plug 56 is connected to the peripheral portion 54b of the silicon film 54. The position of the plug 40 is not limited to the outside of the insulating plate 71. The central portion 54a is divided into a plurality of portions for each block by the insulating plate 72. As described above, the insulating plate 72 divides the stacked body 50 into a plurality of blocks in the Y direction. A contact 84 is provided for each block in the insulating film 70. The lower end of the contact 84 is connected to the central portion 54a of the silicon film 54. As a result, different potentials can be applied to the central portion 54a of the silicon film 54 for each block. On the other hand, the contact 82 connected to the source electrode film 41 is disposed at a position separated from the silicon film 54.

10

15

20

25

30

35

In the columnar portions 60, the silicon members 61 are not provided; and the lower ends of the silicon pillars 62 contact the source electrode film 41. The silicon pillars 62 pierce the central portion 54a of the silicon film 54 and are insulated from the silicon film 54 by the memory film 63 except for the aluminum oxide layer 68. The central portion 54a of the silicon film 54 functions as the gate electrode of the lowermost level for the silicon pillars 62, e.g., a select gate that switches the conduction/non-conduction of the silicon pillars 62 for each block.

A method for manufacturing the semiconductor memory device according to the embodiment will now be described.

FIG. 14 and FIG. 15 are cross-sectional views showing the method for manufacturing the semiconductor memory device according to the embodiment.

First, as shown in FIG. 14, the structure body from the silicon substrate 10 to the source electrode film 41 is made by a method similar to that of the first embodiment described above.

Continuing, the insulating film 55 is formed on the source electrode film 41; the plug 56 is formed inside the insulating film 55 and the silicon layer 43 of the source electrode film 41; and the silicon film 54 is formed on the plug 56. Then, the

silicon film 54 and the insulating film 55 are patterned; the insulating film 44 is formed at the periphery of a stacked structure made of the source electrode film 41, the silicon film 54, and the insulating film 55; and the insulating film 45 is formed in a region surrounded with the stacked structure.

5

10

15

20

25

30

35

Continuing, the stacked body 50 is formed on the silicon film 54 by alternately depositing the insulating films 51 made of silicon oxide and the sacrificial films 91 made of silicon nitride. Then, the insulating film 70 is formed at the periphery of the stacked body 50. Then, the mask pattern 92 is formed on the stacked body 50 and on the insulating film 70. Then, the memory holes 93 are formed in the stacked body 50 by performing RIE by using the mask pattern 92 as a mask and by using the silicon film 54 as an etching stopper. The conditions of the RIE are set to conditions such that silicon oxide and silicon nitride are etched efficiently. At this time, similarly to the first embodiment, positive charge accumulates inside the memory holes 93.

Continuing, when the memory holes 93 reach the silicon film 54, the etching rate decreases. Thereby, the positions of the lower ends of the memory holes 93 are aligned. At this time, the positive charge that accumulates inside the memory holes 93 moves into the silicon film 54. Then, as shown by the path E, the positive charge moves into the source electrode film 41 via the plug 56, moves into the n⁺-type diffusion layer 13 via the plug 40, the interconnects 36, and the plugs 37, causes breakdown of the bidirectional diode 20, and moves into the silicon substrate 10. Then, the positive charge is discharged to the outside via the silicon substrate 10. Thereby, the arcing at the insulating film 55 and the insulating film 32 can be prevented.

Continuing as shown in FIG. 15, the conditions of the RIE are modified to conditions such that silicon is etched efficiently; and the RIE is continued. Thereby, the memory holes 93 reach the insulating film 55. Then, the conditions of the RIE are modified to conditions such that silicon oxide is etched

efficiently; and the RIE is continued. Thereby, the memory holes 93 reach the silicon layer 43 of the source electrode film 41. Here, the RIE is ended.

Continuing as shown in FIG. 12, FIG. 4, and FIG. 5, the silicon oxide layers 67, the charge storage films 66, the tunneling insulating films 65, the silicon pillars 62, and the core members 64 are formed on the inner surfaces of the memory holes 93. The silicon pillars 62 are connected to the silicon layer 43. Then, the insulating film 79 and the through-via 78 are formed.

5

10

15

20

25

30

35

Continuing as shown in FIG. 12, FIG. 13 and FIG. 3, the silicon film 54 is utilized once as an etching stopper; the insulating film 70, the stacked body 50, and the region below the insulating film 70 and the stacked body 50 are etched; and the slits 95 and 96 are formed to substantially uniform depths. For example, the slits 95 and 96 can be formed simultaneously by etching using one mask pattern as a mask. Although the slits 95 and 96 pierce the silicon film 54 at this time, the slits 95 and 96 do not pierce the source electrode film 41. Thereby, the silicon film 54 is divided into the central portion 54a and the peripheral portion 54b by the slit 95. The silicon pillars 62 are surrounded with the central portion 54a; and the plug 56 is connected to only the peripheral portion 54b; therefore, by dividing the silicon film 54, the central portion 54a of the silicon film 54 that functions as the gate electrode of the lowermost level can be insulated from the source electrode film 41. The subsequent manufacturing method is similar to that of the first embodiment described above.

Effects of the embodiment will now be described.

In the embodiment as well, similarly to the first embodiment described above, the bidirectional diode 20 is formed in the upper layer portion of the silicon substrate 10; and the source electrode film 41 is connected to the bidirectional diode 20 via the plug 40, the interconnects 36, and the plugs 37. The silicon film 54 is connected to the source electrode film 41 via the plug 56. Thereby, when the memory

holes 93 reach the silicon film 54 as shown in FIG. 14, breakdown of the bidirectional diode 20 occurs; and the positive charge that accumulates inside the memory holes 93 flows in the silicon substrate 10 via the silicon film 54, the plug 56, the source electrode film 41, the plug 40, the interconnects 36, the plugs 37, the n⁺-type diffusion layer 13, the p-type well 12, and the n-type well 11 and is emitted to the outside. Thereby, the arcing inside the insulating film 55 and inside the insulating film 32 can be prevented; and the breakdown of the insulating film 55 and the insulating film 32 can be avoided.

10

15

20

25

30

35

By forming the slits 95 as shown in FIG. 12 and FIG. 13, the silicon film 54 is divided into the central portion 54a and the peripheral portion 54b. As a result, in the semiconductor memory device 3 after completion, the central portion 54a that functions as the gate electrode of the lowermost level for the silicon pillars 62 can be insulated reliably from the source electrode film 41. Thereby, the central portion 54a and the source electrode film 41 can be driven electrically independently. Also, the parasitic capacitance of the central portion 54a decreases.

Because the bidirectional diode 20 is interposed between the source electrode film 41 and the silicon substrate 10, the source electrode film 41 can be driven electrically independently from the silicon substrate 10 within the range of the prescribed potential difference.

Otherwise, the configuration, the manufacturing method, and the effects of the embodiment are similar to those of the first embodiment described above.

According to the embodiments described above, a semiconductor memory device and a method for manufacturing the semiconductor memory device can be realized in which downsizing is possible.

While certain embodiments have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the inventions. Indeed,

the novel embodiments described herein may be embodied in a variety of other forms; furthermore, various omissions, substitutions and changes in the form of the embodiments described herein may be made without departing from the spirit of the inventions. The accompanying claims and their equivalents are intended to cover such forms or modification as would fall within the scope and spirit of the inventions.

5

What is claimed is:

- 1. A semiconductor memory device, comprising:
- a semiconductor substrate including a diode formed in an upper layer portion of the semiconductor substrate;
- a first insulating film provided above the semiconductor substrate;
- a first conductive film provided above the first insulating film and coupled to the diode;
- a stacked body provided above the first conductive film, an insulator and an electrode film being stacked alternately in the stacked body;
- a semiconductor member piercing the stacked body and being connected to the first conductive film; and
- a charge storage member provided between the electrode film and the semiconductor member.
- 2. The device according to claim 1, wherein the semiconductor substrate includes:
- a first semiconductor layer of a first conductivity type;
- a second semiconductor layer formed in a portion of an upper layer portion of the first semiconductor layer, the second semiconductor layer being of a second conductivity type; and
- a third semiconductor layer formed in a portion of an upper layer portion of the second semiconductor layer, the third semiconductor layer being of the first conductivity type, and

the first conductive film is coupled to the third semiconductor layer.

3. The device according to claim 2, wherein

the semiconductor substrate is of the second conductivity type, and

the first semiconductor layer is formed in a portion of the

upper layer portion of the semiconductor substrate.

4. The device according to claim 1, further comprising a first plug coupled between the diode and the first conductive film.

the first conductive film including

- a first portion connected to the semiconductor member, and
- a second portion connected to the first plug and insulated from the first portion.
- 5. The device according to claim 4, wherein the second portion is provided at a periphery of the first portion.
- 6. The device according to claim 4, further comprising:
 a second insulating film provided at a periphery of the stacked body; and

an insulating plate provided inside the second insulating film and between the first portion and the second portion.

- 7. The device according to claim 4, further comprising:
 a first interconnect provided in the first insulating film
 and coupled between the first plug and the diode.
- 8. The device according to claim 7, further comprising:
 a second interconnect provided in the first insulating film
 and coupled to a transistor formed on the semiconductor
 substrate, the first interconnect being insulated from the second
 interconnect.
- 9. The device according to claim 8, further comprising: a through-via piercing the stacked body and the first conductive film, and coupled to the second interconnect.
- 10. The device according to claim 1, further comprising:

a second conductive film provided between the first conductive film and the stacked body;

an intermediate insulating film provided between the first conductive film and the second conductive film;

a first plug coupled between the diode and the first conductive film; and

a second plug coupled between the first conductive film and the second conductive film.

11. The device according to claim 10, wherein

the second conductive film includes a first portion surrounding the semiconductor member, and a second portion connected to the second plug and insulated from the first portion.

12. The device according to claim 11, wherein

the second portion is provided at a periphery of the first portion.

13. The device according to claim 11, further comprising:

a second insulating film provided at a periphery of the stacked body; and

an insulating plate provided inside the second insulating film and between the first portion and the second portion.

14. The device according to claim 10, further comprising:

a first interconnect provided in the first insulating film and coupled between the first plug and the diode.

15. The device according to claim 14, further comprising:

a second interconnect provided in the first insulating film and coupled to a transistor formed on the semiconductor substrate; and

a through-via piercing the stacked body and the first and second conductive films, and coupled to the second interconnect.

16. A method for manufacturing a semiconductor memory device, comprising:

forming a diode in an upper layer portion of a semiconductor substrate;

forming a first insulating film above the semiconductor substrate;

forming a first conductive film above the first insulating film, the first conductive film being coupled to the diode;

forming a stacked body above the first conductive film by alternately forming a first insulating material film and a second insulating material film;

forming a hole in the stacked body to reach the first conductive film by performing reactive ion etching;

forming a charge storage member inside the hole;

forming a semiconductor member inside the hole where the charge storage member is formed, the semiconductor member being connected to the first conductive film; and

replacing the second insulating material film with an electrode film after the forming of the semiconductor member.

17. The method according to claim 16, wherein

the forming of the first insulating film includes forming a plug inside the first insulating film, the plug being coupled between the diode and the first conductive film, and

the method further comprises subdividing the first conductive film into a first portion and a second portion after the forming of the hole, the first portion being connected to the semiconductor member, the second portion being connected to the plug.

18. The method according to claim 16, wherein the forming of the diode includes

forming a first semiconductor layer of a first conductivity type in a portion of the upper layer portion of the semiconductor substrate,

forming a second semiconductor layer of a second conductivity type in a portion of an upper layer portion of the first semiconductor layer, and

forming a third semiconductor layer of the first conductivity type in a portion of an upper layer portion of the second semiconductor layer, the first conductive film being coupled to the third semiconductor layer.

19. A method for manufacturing a semiconductor memory device, comprising:

forming a diode in an upper layer portion of a semiconductor substrate;

forming a first insulating film above the semiconductor substrate;

forming a first conductive film above the first insulating film, the first conductive film being coupled to the diode;

forming an intermediate insulating film above the first conductive film;

forming a plug piercing the intermediate insulating film;

forming a second conductive film above the intermediate insulating film, the second conductive film being coupled to the first conductive film via the plug;

forming a stacked body above the second conductive film by alternately forming a first insulating material film and a second insulating material film;

forming a hole in the stacked body, the second conductive film, and the second insulating film to reach the first conductive film by performing reactive ion etching;

forming a charge storage member inside the hole;

forming a semiconductor member inside the hole where the charge storage member is formed, the semiconductor member being connected to the first conductive film;

subdividing the second conductive film into a first portion and a second portion after the forming of the hole, the first portion surrounding the semiconductor member, the second portion being connected to the plug; and replacing the second insulating material film with an electrode film after the forming of the semiconductor member.

20. The method according to claim 19, wherein the forming of the diode includes

forming a first semiconductor layer of a first conductivity type in a portion of the upper layer portion of the semiconductor substrate,

forming a second semiconductor layer of a second conductivity type in a portion of an upper layer portion of the first semiconductor layer, and


forming a third semiconductor layer of the first conductivity type in a portion of an upper layer portion of the second semiconductor layer, the first conductive film being coupled to the third semiconductor layer.


<u>ABSTRACT</u>


5


10


A semiconductor memory device includes a semiconductor substrate including a diode formed in an upper layer portion of the semiconductor substrate, a first insulating film provided above the semiconductor substrate, a first conductive film provided above the first insulating film and coupled to the diode, a stacked body provided above the first conductive film, an insulator and an electrode film being stacked alternately in the stacked body, a semiconductor member piercing the stacked body and being connected to the first conductive film, and a charge storage member provided between the electrode film and the semiconductor member.





















Micron Ex. 1041, p. 41 Micron v. YMTC IPR2025-00119





Micron Ex. 1041, p. 42 Micron v. YMTC IPR2025-00119















Micron Ex. 1041, p. 48 Micron v. YMTC IPR2025-00119



Micron Ex. 1041, p. 49 Micron v. YMTC IPR2025-00119

TRANSMITTAL FOR POWER OF ATTORNEY TO ONE OR MORE REGISTERED PRACTITIONERS

<u>NOTE</u>: This form is to be submitted with the Power of Attorney by Applicant form to identify the application to which the Power of Attorney is directed, in accordance with 37 CFR 1.5. If the Power of Attorney by Applicant form is not accompanied by this transmittal form or an equivalent, the Power of Attorney will not be recognized in the application.

Application Number	New Application			
Patent Number				
Filing Date	Herewith			
Issue Date				
First Named Inventor	Jun FUJIKI			
Title	SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING SAME			
Art Unit				
Examiner Name				
Attorney Docket Number	516693US			
SIC	GNATURE of Applicant or Patent Pra	ctitioner		
Signature	Can a trans	Date	9/12/2018	
Name	Craig R. Feinberg	Telephone	703-413-3000	
Registration Number	Registration No.: 62,116			
NOTE: This form must be requirements and certificat	signed in accordance with 37 CFR 1.33. ions.	See 37 CFR 1	.4(d) for signatu	

POWER OF ATTORNEY BY APPLICANT (ASSIGNEE, LEGAL REPRESENTATIVE OR PERSON WHO OTHERWISE SHOWS SUFFICIENT PROPRIETARY INTEREST)

I hereby revoke all previous powers of attorney given in the application identified in the attached Transmittal for Power of Attorney form.					
attorney(s) or ago	Practitioner(s) associated with the followin ent(s), and to transact all business in the Unit therewith for the application referenced in	ted States Pa	tent and Trademark		
Please recognize or o	change the correspondence address for the a	bove-identifi	ed patent to:		
■ The address associated with the above-mentioned Customer Number.					
I am the Applicant:					
 Assignee or Person to Whom the Inventor is Under an Obligation to Assign and am authorized to act on behalf of all assignees Person Who Otherwise Shows Sufficient <i>Proprietary</i> Interest (e.g., a petition under 37 CFR 1.46 (b)(2) was granted in the application or is concurrently being filed with this document) 					
SIGNATURE of Applicant for Patent					
The undersigned (whose title is supplied below) is authorized to act on behalf of the applicant (e.g., where the applicant is a juristic entity).					
Signature	h	Date	July 6, 2017,		
Name	Michihito HATSUMI	Telephone			
Title	General Manager, Intellectual Property Division				
Company	Toshiba Memory Corporation				
NOTE: Signature - This form must be signed by the applicant. See 37 CFR 1.4 for signature requirements and certifications. Submit multiple forms for more than one signature, see below*.					
■ *Total of 1 forms are submitted.					

TMC

Docket No. 516693US

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

IN RE APPLICATION OF: Jun FUJIKI, et al.

SERIAL NO: New Application GAU:

FILED: Herewith EXAMINER:

FOR: SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING SAME

INFORMATION DISCLOSURE STATEMENT UNDER 37 CFR 1.97

COMMISSIONER FOR PATENTS ALEXANDRIA, VIRGINIA 22313

Commissioner:

Applicant(s) wish to disclose the following information.

REFERENCES

The applicant(s) wish to make of record the reference(s) listed on the attached form PTO-1449 and/or accompanying documents from a corresponding foreign application. Copies of the listed reference(s) are attached, where required, as are either statements of relevancy or any readily available partial or full English translations of pertinent portions of any non-English language reference(s). English abstract(s) and/or machine translation(s) may also be included for the cited foreign reference(s). Moreover, the machine translation process for such reference(s) may have included Optical Character Recognition (OCR) processing. Portions not captured by machine translation or OCR and remaining non-English words may have been manually translated. M.P.E.P. 609.04(III) states that there is no requirement "for translations to be verified." Accordingly, Applicant has not verified the accuracy of any such abstract, machine translation, and/or OCR processing. In lieu of a concise explanation of relevance of the cited foreign-language document, an English machine translation of the body of the document may be enclosed.

□ Credit card payment is being made online (if electronically filed), or is attached hereto (if paper filed), in the

☐ Credit card payment is being made online (if electronically filed), or is attached hereto (if paper filed), in the amount required under 37 CFR §1.17(p).

CERTIFICATION

- ☐ Each item of information contained in this information disclosure statement was first cited in any communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this statement.
- □ No item of information contained in this information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application and, to the knowledge of the undersigned, having made reasonable inquiry, was known to any individual designated in 37 CFR §1.56(c) more than three months prior to the filing of this statement.

DEPOSIT ACCOUNT

■ Please charge any additional fees for the papers being filed herewith and for which no payment is enclosed herewith, or credit any overpayment to deposit account number <u>15-0030</u>.

Respectfully submitted,

OBLON, McCLELLAND, MAIER & NEUSTART, L.L.P

Surinder Sächar

Registration No. 34,423

Craig R. Feinberg


Registration No.: 62,116

Customer Number

22850

Tel. (703) 413-3000 Fax. (703) 413-2220 (OMMN 02/12)

Form PTO 144 (Modified)			ATTY DOCKET NO. 516693US		SERIAL NO. New Application			
LIST	DE BEEI	ERENCES CITED BY ADDI	ICANT	INVENTOR(S) Jun FUJIKI, et al.		l		
LIST OF REFERENCES CITED BY APPLICANT		FILING DATE		GROUP				
				Herewith				
			U.S.	PATENT DOCUMENTS				
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE	
	AA	2011/0073866 A1	3/31/2011	KIM, Y. et al.				
	AB	2014/0085979 A1	3/27/2014	KONO, F.				
	AC	8,389,990 B2	3/5/2013	MIKAWA, T. et al.				
	AD							
	AE							
	AF							
	AG							
	АН							
	ΑI							
	AJ							
	AK							
	AL							
	AM							
	AN							
			FOREIG	GN PATENT DOCUMENTS				
		DOCUMENT NUMBER	DATE	COUNTRY		TRANSLATION YES NO		
	AO	2010-165794	7/29/2010	Japan (with English Abstract and N Generated English Translation)	Machine	х		
	AP							
	AQ							
	AR							
	AS							
	AT							
	AU							
	AV							
		OTHER REFE	RENCES (Inclu	uding Author, Title, Date, Pertinent	Pages, et	tc.)		
	AW							
	AX							
	AY							
	AZ				Ado	Additional References sheet(s) attached		
Examiner				Date considered				
				on is in conformance with MPEP 609 next communication to applicant.	e; Draw line	e through c	itation if i	not in



Bibliographic data: JP2010165794 (A) — 2010-07-29

SEMICONDUCTOR MEMORY DEVICE

Inventor(s): ENDO MASATO; ARAI FUMITAKA ± (ENDO MASATO, ; ARAI

FUMITAKA)

TOSHIBA CORP ± (TOSHIBA CORP) Applicant(s):

- international: H01L21/8247; H01L27/10; H01L27/115; Classification:

H01L29/788; H01L29/792 - cooperative:

Global Dossier

Application

JP20090005933 20090114

number:

Priority number(s): JP20090005933 20090114

Abstract of JP2010165794 (A)

PROBLEM TO BE SOLVED: To provide a semiconductor memory device capable of suppressing an influence of potentials of electrode layers, functioning as a control gate of a memory cell, on other regions. ;SOLUTION: The semiconductor memory device includes a laminate provided over a memory cell region and a peripheral circuit region on a semiconductor substrate 11 and formed by alternately laminating a plurality of electrode layers WL1 to WL5 and a plurality of insulating layers 24, a semiconductor layer 21 provided in a hole formed penetrating the laminate in the memory cell region and extending in the laminating direction of the laminate, a charge storage layer 17 provided between the semiconductor layer 21 and the electrode layers WL1 to WL5, a transfer transistor provided below the laminate in the peripheral circuit region and transferring a potential to the electrode layers WL1 to WL5, and a lower shield wiring layer SL1 provided between the transfer transistor and the bottom electrode layer WL1 and applied with a shield potential corresponding to the potential of a diffusion layer of the transfer transistor. ;COPYRIGHT: (C)2010,JPO&INPIT



Patent Translate Powered by EPO and Google

Notice

This translation is machine-generated. It cannot be guaranteed that it is intelligible, accurate, complete, reliable or fit for specific purposes. Critical decisions, such as commercially relevant or financial decisions, should not be based on machine-translation output.

CLAIMS JP2010165794

1.

A semiconductor substrate having a memory cell region and a peripheral circuit region; a stacked body provided over the memory cell region and the peripheral circuit region on the semiconductor substrate and having a plurality of electrode layers and a plurality of insulating layers alternately stacked A semiconductor layer provided in a hole formed through the laminate in the memory cell region and extending in a stacking direction of the electrode layer and the insulating layer; A transfer transistor provided under the stacked body in the peripheral circuit region and transferring a potential to the electrode layer; a transfer transistor provided between the transfer transistor and the lowermost layer of the electrode layer; And a lower shield wiring layer provided with a shield potential corresponding to the potential of the diffusion layer of the transfer transistor.

2.

A semiconductor substrate having a memory cell region and a peripheral circuit region; a stacked body provided over the memory cell region and the peripheral circuit region on the semiconductor substrate and having a plurality of electrode layers and a plurality of insulating layers alternately stacked A semiconductor layer provided in a hole formed through the laminate in the memory cell region and extending in a stacking direction of the electrode layer and the insulating layer; A transfer transistor provided under the stacked body in the peripheral circuit region and transferring a potential to the electrode layer; a transfer transistor provided between the transfer transistor and the lowermost layer of the electrode layer; A lower shield interconnection layer which is provided with a first shield potential corresponding to a potential of a diffusion layer of the transfer transistor, a second shield interconnection layer provided on the uppermost electrode layer, The semiconductor memory device characterized by a second

shield potential corresponding to the potential of the serial electrode layers and an upper shield wiring layers provided.

3.

3. The semiconductor memory device according to claim 1, wherein the lower shield interconnection layer is provided with the same potential as a potential of a diffusion layer of the transfer transistor located below the lower shield interconnection layer.

4.

An intermediate potential between the potential of the diffusion layer of the transfer transistor located under the lower shield interconnection layer and the potential of the electrode layer of the lowermost layer is applied to the lower shield interconnection layer Wherein said first and second memory cells are connected to each other.

5.

A semiconductor substrate having a memory cell region and a peripheral circuit region; a stacked body provided over the memory cell region and the peripheral circuit region on the semiconductor substrate and having a plurality of electrode layers and a plurality of insulating layers alternately stacked A semiconductor layer provided in a hole formed through the laminate in the memory cell region and extending in a stacking direction of the electrode layer and the insulating layer; And a top shield wiring layer provided on the uppermost electrode layer and provided with a shield potential corresponding to the potential of the electrode layer. Storage device.

Notice

This translation is machine-generated. It cannot be guaranteed that it is intelligible, accurate, complete, reliable or fit for specific purposes. Critical decisions, such as commercially relevant or financial decisions, should not be based on machine-translation output.

DESCRIPTION JP2010165794

Kind Code: A1 A semiconductor memory device capable of suppressing the influence of a potential of an electrode layer functioning as a control gate of a memory cell on another region. SOLUTION: The semiconductor memory device of the present invention comprises a laminate in which a plurality of electrode layers WL1 to WL5 and a plurality of insulating layers 24 are provided alternately stacked over a memory cell region and a peripheral circuit region on a semiconductor substrate 11, A semiconductor layer 21 provided in a hole formed through the stacked body in the memory cell region and extending in the stacking direction of the stacked body, and a charge accumulation provided between the semiconductor layer 21 and the electrode layers WL 1 to WL 5. A transfer transistor provided under the stacked body in the peripheral circuit region and transferring a potential to the electrode layers WL 1 to WL 5, a transfer transistor provided between the transfer transistor and the lowermost electrode layer WL 1, And a lower shield interconnection layer St. 1 to which a shield potential corresponding to the potential of the layer is applied. (FIG.

Semiconductor memory device

[00001]

The present invention relates to a semiconductor memory device.

[0002]

in a MONOS (Metal-Oxide-Nitride-Oxide-Semiconductor) type nonvolatile semiconductor memory device using a silicon nitride film as a data storage layer (charge storage layer), it is possible to stack memory cells on a substrate Has been done.

For example, Patent Document 1 discloses a technique related to a nonvolatile semiconductor memory device having a structure in which a columnar semiconductor is provided in a direction perpendicular to a substrate main surface and a plurality of memory cells are connected in series in that direction. When the electrode layer functioning as the control gate of the memory cell is provided extending to the peripheral circuit region, depending on the potential of the electrode layer, the resistance of the diffusion layer of the transistor formed in the peripheral circuit region is increased. There is concern about the problem that it can not be done.

[0003]

Japanese Unexamined Patent Application Publication No. 2007-180389

(00041

The present invention provides a semiconductor memory device capable of suppressing the influence of the potential of an electrode layer functioning as a control gate of a memory cell on other regions.

[0005]

According to an aspect of the present invention, there is provided a semiconductor device comprising: a semiconductor substrate having a memory cell region and a peripheral circuit region; a semiconductor substrate provided over a region of the memory cell region and the peripheral circuit region on the semiconductor substrate. A semiconductor layer provided in a hole formed through the laminate in the memory cell region and extending in a stacking direction of the electrode layer and the insulating layer; A charge storage layer provided between the semiconductor layer and the electrode layer; a transfer transistor provided below the stacked body in the peripheral circuit region to transfer a potential to the electrode layer; And a lower shield interconnection layer which is provided between the lower shield interconnection layer and the lower layer and to which a shield potential corresponding to the potential of the diffusion layer of the transfer transistor is applied That the semiconductor memory device is provided.

According to another aspect of the present invention, there is provided a semiconductor device comprising: a semiconductor substrate having a memory cell region and a peripheral circuit region; a semiconductor substrate provided over the memory cell region and the peripheral circuit region on the semiconductor substrate, A laminated body in which a plurality of insulating layers are alternately laminated; a laminated body which is provided in a hole formed through the laminated body in the memory cell region and extends in a laminating direction of the electrode layer and the insulating layer A charge storage layer provided between the semiconductor layer and the electrode layer; a transfer transistor provided below the stacked body in the peripheral circuit region to transfer a potential to the electrode layer; A lower shield interconnection layer which is provided between the transfer transistor and the electrode layer of the lowermost layer and to which a first shield potential corresponding to the potential of the diffusion layer of the transfer transistor is applied, Provided on the electrode layer, and the upper shield wiring layer a second shield potential corresponding to the potential of the electrode layer is provided, a semiconductor memory device characterized by comprising a are provided.

According to still another aspect of the present invention, there is provided a semiconductor device comprising: a semiconductor substrate having a memory cell region and a peripheral circuit region; a semiconductor substrate provided over the memory cell region and the peripheral circuit region on the semiconductor substrate, And a plurality of insulating layers are alternately stacked in a stacking direction of the stacked body and a stacked body which is provided in a hole formed through the stacked body in the memory cell region and which is provided in a stacking direction of the electrode layer and the insulating layer A charge accumulation layer provided between the semiconductor layer and the electrode layer; a charge storage layer provided on the electrode layer of the uppermost layer and provided on an upper portion to which a shield potential corresponding to the potential of the electrode layer is applied And a shield interconnection layer formed on the semiconductor substrate.

[0006]

According to the present invention, there is provided a semiconductor memory device which can suppress the influence of the potential of the electrode layer functioning as the control gate of the memory cell on other regions.

[0007]

FIG. 3 is a schematic diagram showing a planar positional relationship of main elements in a semiconductor memory device according to an embodiment of the present invention.

FIG. 2 is a schematic view corresponding to a cross section A - A in FIG. 1. FIG. 4 is a schematic view corresponding to a cross section taken along line B - B of FIG. 1; FIG. 2 is a schematic view corresponding to a cross section taken along the line C - C of FIG. 1. FIG. 4 is a schematic view corresponding to the D - D cross section in FIG. 1. FIG. 4 is a schematic diagram corresponding to the E - E cross section of FIG. 1; FIG. 4 is a schematic view corresponding to a cross-section taken along line F - F in FIG. 1; FIG. 7 is a cross-sectional view similar to FIG. 2 in another embodiment. 7 is a cross-sectional view similar to FIG. 7 in yet another embodiment. FIG.

[0008]

Hereinafter, embodiments of the present invention will be described with reference to the drawings. Elements in common in each drawing are denoted by the same reference numerals. FIG. 1 is a schematic diagram showing a planar positional relationship of main elements in a semiconductor memory device according to an embodiment of the present invention. FIG. 2 is a view corresponding to a cross section A - A in FIG. 1. FIG. 3 is a view corresponding to the B - B cross section in FIG. 1. FIG. 4 is a view corresponding to a cross section taken along the line C - C in FIG. 1. FIG. 5 is a view corresponding to the D - D cross section in FIG. 1. FIG. 6 is a view corresponding to the E - E cross section in FIG. 1. FIG. 7 is a view corresponding to the section F - F in FIG. 1.

[0009]

In this specification, for convenience of description, an XYZ orthogonal coordinate system is introduced. In this coordinate system, two directions parallel to the upper surface (main surface) of the semiconductor substrate and orthogonal to each other are defined as X direction and Y direction, and a direction perpendicular to the main surface of the semiconductor substrate is defined as Z Direction.

[0010]

The semiconductor memory device according to the present embodiment includes a memory cell array 10 in which a plurality of memory cells are three-dimensionally arranged, a peripheral circuit 50 for writing data in the memory cell, an operation for reading out data stored in the memory cell, and the like On the same semiconductor substrate. FIG. 1 shows a row decoder for selecting an electrode layer which functions particularly as a control gate of a memory cell among peripheral circuits 50.

[0011]

First, memory cells will be described with reference to FIG. 2.

[0012]

For example, on the surface of a p-type silicon substrate (or p-type well layer) 11, n <> type diffusion layers 12, 13 and n <+> type diffusion layer 14 are selectively formed.

The diffusion layer 14 is connected to the cell source CS. On the surface of the substrate 11 between the diffusion layer 12 and the diffusion layer 13, a source side selection gate SGS is provided via an insulating film 15. The source side selection gate SGS is made of, for example, amorphous or polycrystalline silicon. The diffusion layers 12 to 14, the insulating film 15, and the source side selection gate SGS constitute a source side selection transistor.

[0013]

On the diffusion layer 12, a memory string MS configured by connecting a plurality of memory cells MC in series in the Z direction is provided. By controlling the gate voltage applied to the source side selection gate SGS, it is possible to turn on and off between the memory string MS and the cell source CS.

[0014]

An interlayer insulating layer 19 is provided on the substrate 11, and a lower shield interconnection layer St. 1 (hereinafter also simply referred to as a shield interconnection layer) is provided on the interlayer insulating layer 19. On the shield interconnection layer St. 1, a multilayer body in which a plurality of insulating layers 24 and a plurality of electrode layers Wt. 1 to Wt. 5 are alternately laminated is provided. The number of layers of the electrode layers Wt.

but in the present embodiment, for example, a case of five layers is exemplified.

[0015]

The shield wiring layer St. 1 and the electrode layers Wt. 1 to Wt. 5 are made of amorphous or polycrystalline sillcon, for example. Alternatively, the shield wiring layer St. 1 may be made of metal silicide or metal having lower resistance.

[0016]

A drain side selection gate SGD is provided on the uppermost insulating layer 24 on the laminate, and insulating layers 25, 26 are provided thereon. The drain side selection gate SGD is made of amorphous or polycrystalline silicon, for example. In addition, the upper surface of the insulating layer 26 is covered with the insulating film 18.

[0017]

A through hole that extends in the Z direction and reaches the diffusion layer 12 is formed in the laminate, and the insulating film 16, the charge storage layer 17, the insulating film 18, and the semiconductor layer 21 are provided on the side wall of the through hole.

[0018]

For example, the insulating film 16 is a silicon oxide film, the charge storage layer 17 is a silicon nitride film, and the insulating layer 18 is a silicon oxide film, which constitute a so-called ONO (Oxide-Nitride-Oxide) film.

The semiconductor layer 21 is, for example, n <> -type silicon. The semiconductor layer 21 is in contact with the diffusion layer 12 at the bottom of the through hole.

[0019]

A portion where the semiconductor layer 21 and each of the electrode layers WL 1 to WL 5 are opposed to each other with the ONO film interposed therebetween forms a memory cell MC, the semiconductor layer 21 functions as a channel in the memory cell MC, each of the electrode layers WL 1 to WL 5 is a control gate, And the charge accumulation layer 17 functions as a data storage layer that accumulates charges injected from the semiconductor layer 21.

[0020]

The memory cell MC is a memory cell having a charge trap structure, and the charge storage layer 17 has many traps for trapping charges (electrons), and is made of, for example, a silicon nitride film.

The insulating film 18 between the charge storage layer 17 and the semiconductor layer 21 is formed such that when charges are injected from the semiconductor layer 21 into the charge storage layer 17 or charges accumulated in the charge storage layer 17 diffuse into the semiconductor layer 21 in this case, it becomes a potential barrier. The insulating film 16 between the charge storage layer 17 and each of the electrode layers WL 1 to WL 5 prevents the charge accumulated in the charge storage layer 17 from diffusing into the electrode layers WL 1 to WL 5. A plurality of memory cells MC corresponding to the number of electrode layers WL 1 to WL 5 are connected in series in the Z direction to constitute a memory string MS.

[0021]

On the top of the semiconductor layer 21, a p <> type semiconductor layer 22 and an n <+> type semiconductor layer 23 are provided by ion implantation, respectively. The drain side selection gate SGD faces the semiconductor layer 22 with the

insulating film 18 interposed therebetween, and thereby constitutes a drain side selection transistor.

[0022]

A portion provided on the upper surface of the insulating film 18 in the semiconductor layer 23 is metal silicided, and this portion is connected to the bit line BL. On / off control between the memory string MS and the bit line BL can be controlled by controlling the gate voltage applied to the drain side selection gate SGD.

[0023]

An insulating layer 28 is buried inside the semiconductor layers 21 to 23, and an interlayer insulating layer 27 is also provided thereon and around the cell source CS. Further, the end of the shield wiring layer SL 1, the electrode layers WL 1 to WL 5, and the drain side selection gate SGD on the side opposite to the memory string MS is metal-silicided to reduce the resistance.

[0024]

The laminated body including the shield wiring layer St. 1, the insulating layer 24, and the electrode layers Wt. 1 to Wt. 5 described above extends to the peripheral circuit region. These stacked bodies are shown as word lines Wt. in the plan view of FIG.

[0025]

in the peripheral circuit region, a transfer transistor for transferring a potential to each of the electrode layers WL 1 to WL 5 and the shield wiring layer SL 1 is provided. For example, FiG. 1 shows a region where a transfer transistor 20 for transferring a potential to the electrode layer WL 2, a transfer transistor 30 for transferring a potential to the electrode layer WL 1, and a transfer transistor 40 for transferring a potential to the shield interconnection layer SL 1 are formed Respectively.

[0026]

FIG. 5 corresponding to the D - D cross section in FIG. 1 shows the sectional structure of the portion where the transfer transistor 20 is formed.

[0027]

Transfer transistor 20 includes n <-> type diffusion layers 33 a, 33 b selectively formed on the surface of substrate 11, n <+> type diffusion layers 34 a, 34 b, diffusion layer 33 a and diffusion layer 33 b A gate insulating film 32 provided on the surface of the substrate 11 between the gate insulating film 32 and the gate electrode 31 provided thereon.

The region in which they are formed is shown as the active region 60 of the transfer transistor 20 in FIG. The diffusion layer formed on the surface of the substrate 11 is separated from the diffusion layers of other transistors and elements by an insulating layer 35 having a STI (Shallow Trench Isolation) structure, for example.

[0028]

A wiring 39 is provided on the stacked body with an insulating layer 29 interposed therebetween, and the diffusion layer 34 a of the transfer transistor 20 is connected to the wiring 39 via the contact portion 36. The diffusion layer 34 b is connected to the electrode layer Wi. 2 via the contact portions 38 and 41.

[0029]

As shown in FIG. 4 corresponding to the C - C cross section in FIG. 1, the electrode layers WL 1 to WL 5 and the shield wiring layer SL 1 are formed stepwise in the peripheral circuit region. Each of the electrode layers WL 1 to WL 5 and the shield wiring layer SL 1 is formed in a stepwise shape and is connected to a corresponding transfer transistor via a contact portion.

[0030]

For example, the electrode layer Wi. 2 is connected to the diffusion layer 34 b of the transfer transistor 20 via the contact portion 41 and the contact portion 38 shown in FiG. 5. The electrode layer Wi. 1 is connected to the diffusion layer 34 b of the transfer transistor 30 via the contact portion 42 and the contact portion 38 shown in FiG. 6. The shield wiring layer St. 1 is connected to the diffusion layer 34 b of the transfer transistor 40 via the contact portion 43 and the contact portion 38 shown in FiG. 7.

[0031]

The stepped portion connected to the transfer transistor in each of the electrode layers WL 1 to WL 5 and the shield interconnection layer SL 1 is metal silicided and has low resistance.

[0032]

In the transfer transistor 20 shown in FIG. 5, when a predetermined gate voltage is applied to the gate electrode 31 via the gate wiring 37, the diffusion layers 34 a and 34 b are conducted to each other, and are applied to the diffusion layer 34 a via the wiring 39 and the contact portion 36 is transferred to the diffusion layer 34 b.

The potential of the diffusion layer 34 b is transferred to the electrode layer WL 2 through the contact portions 38 and 41.

[0033]

FIG. 6 corresponding to the EE section in FIG. 1 shows a cross-sectional structure of the portion where the transfer tra

[0034]

Similarly for this transfer transistor 30, n <-> type diffusion layers 33a, 33b selectively formed on the surface of the substrate 11, n <+> type diffusion layers 34a, 34b, diffusion layer 33a and diffusion A gate insulating film 32 provided on the surface of the substrate 11 between the gate electrode 31 and the gate electrode 31, and a gate electrode 31 provided on the gate insulating film 32.

The region in which they are formed is shown as the active region 60 of the transfer translator 30 in FIG.

$\{0035\}$

In the transfer transistor 30, when a predetermined gate voltage is applied to the gate electrode 31 through the gate wiring 37, the diffusion layers 34 a and 34 b are conducted, and the potential applied to the diffusion layer 34 a via the wiring 39 and the contact portion 36 is transferred to the diffusion layer 34 b. The potential of the diffusion layer 34 b is transferred to the electrode layer Wi. 1 through the contact portions 38 and 42.

[0036]

FIG. 7 corresponding to the F - F cross section in FIG. 1 shows a cross sectional structure of a portion where the transfer transistor 40 is formed.

[0037]

Similarly for this transfer transistor 40, n <> type diffusion layers 33 a, 33 b selectively formed on the surface of the substrate 11, n <+> type diffusion layers 34 a, 34 b, diffusion layer 33 a and diffusion A gate insulating film 32 provided on the surface of the substrate 11 between the gate electrode 31 and the gate electrode 31, and a gate electrode 31 provided on the gate insulating film 32.

The region in which they are formed is shown as the active region 60 of the transfer transistor 40 in FIG.

[0038]

in the transfer transistor 40, when a predetermined gate voltage is applied to the gate electrode 31 via the gate wiring 37, the diffusion layers 34 a and 34 b are conducted, and the potential applied to the diffusion layer 34 a via the wiring 39 and the contact portion 36 is transferred to the diffusion layer 34 b. The potential of the diffusion layer 34 b is transferred to the shield wiring layer SL 1 via the contact portions 38 and 43.

[0039]

The semiconductor memory device according to the present embodiment is a nonvolatile semiconductor memory device that can electrically erase and write data electrically and can hold stored contents even when the power supply is turned off.

[0040]

Here, a memory cell (cell to be written) having a control gate of any electrode layer (here, for example, the electrode layer WL 2) in the block (selected block) surrounded by the dotted line in FIGS. 1, in which electrons are injected into the charge storage layer to write data.

[0041]

0 V is applied to the selected bit line BL connected to the writing target cell (including the memory string including the same), and Vdd (for example, about several volts) is applied to the other unselected bit lines BL.

The drain side selection transistor connected to the write target cell is turned on and the source side selection transistor connected to the write target cell is turned off.

Vdd is given to the cell source. 0 V is applied to the substrate 11 or the p-type well layer. Vpgm (eg. about 20 V) is applied to the electrode layer Wt. 2 which is the control gate of the cell to be programmed, and Vpass (about 10 V, for example) is applied to

the other electrode layers. That is, to the electrode layer Wt. 2 of the selected block, the write potential Vpgm given to the wiring 39 is transferred and applied by the transfer transfer 20 shown in FIG. 5.

[0042]

As a result, 0 V of the selected bit line BL propagates to the channel (semiconductor layer 21) of the cell to be written, and the intensity of the electric field applied to the ONO film between the channel and the electrode layer WL 2 of the cell to be written becomes stronger. Electrons are injected into the charge storage layer 17 of the cell to be written, and data writing is performed.

[0043]

A desired shielding potential according to the potentials of the diffusion layers 34a and 34b of the transfer transistor below the shield interconnection layer St.1 and the potential of the lowermost electrode layer WL1 is applied to the shield interconnection layer SL1.

Table 1 shows an example of the potentials of the electrode layers WL 1 to WL 5 and the potential of the shield wiring layer SL 1.

[0044]

[0045]

Vpgm is a voltage sufficient to perform data writing (electron injection) in the cell to be written, and is, for example, about 20 V.

Vpass is a voltage which prevents writing to the non-writing object cell and Vpgm at the unselected bit line is set to the channel region of the cell such that writing is not performed on the memory cell having the electrode layer as the control gate, And it is, for example, about 10 V.

[0048]

In the semiconductor memory device according to the present embodiment, in order to effectively utilize the substrate area, a transfer transistor is provided under a portion extending to the peripheral circuit region in the electrode layers WL 1 to WL 5. That is, as shown in Fig. 1, the word line WL including the electrode layers WL 1 to WL 5 extends so as to cross over the active region 60 of the transfer transistor.

[0047]

In such a structure, depending on the potential of the electrode layer existing above the active region 60, the n <> type diffusion layers 33a, 33b of the transfer transistor therebelow has high resistance, and in some cases, the reverse conductivity type inversion A layer may be formed and it may be impossible to transfer charges.

[0048]

In contrast, in the present embodiment, the shield interconnection layer SL 1 is provided between the lowermost electrode layer WL 1 and the transfer transistor, and a desired shield potential is applied to the shield interconnection layer SL 1.

As a result, the influence of the electrode layer potential on the n <-> type diffusion layers 33a and 33b of the transfer transistor is blocked, and the resistance rise of the n <-> type diffusion layers 33a and 33b can be suppressed.

[0049]

Table 1 shows potential examples of the electrode layers WL1 to WL5 and the shield wiring layer SL1 above the transfer transistor when the transfer transistor transfers, for example, Vpgm to an arbitrary electrode layer.

[0050]

When Vpgm is transferred to the electrode layer WL1 of the lowermost layer by the transfer transistor, for example, the same Vpgm is given to the shield wiring layer SL1.

This makes it possible to suppress the electron density reduction or the formation of the inversion layer particularly on the surface side of the n <> type diffusion layers 33 a and 33 b of the transfer transistor, and to suppress the resistance rise of the diffusion layers 33 a and 33 b.

[0051]

Vpgm is transferred to, for example, the electrode layer WL 2 by the transfer transistor, and when the potential applied to the lowermost layer WL 1 is Vpass, in order to suppress the resistance of the diffusion layers 33 a and 33 b from increasing, similarly to the above, in the shield wiring layer SL 1 Gives Vpgm. Alternatively, Vpg mL lower than Vpgm is shielded to such an

extent that the resistance in the diffusion layers 33a, 33b does not cause a problem in order to ensure the withstand voltage of the insulating layer between the lowest electrode layer WL1 to which Vpass is given and the shield wiring layer SL1 May be provided to the wiring layer SL1.

[0052]

For example, Vpgm is transferred to the electrode layer WL 3 by the transfer transistor, and when the potential applied to the lowermost electrode layer WL 1 is 0 V, in order to suppress the resistance of the diffusion layers 33 a and 33 b from increasing, similarly to the above case, the shield wiring layer Give Vpgm to SL1. Also in this case, in order to ensure the withstand voltage of the insulating layer between the lowest layer electrode layer WL 1 to which 0 V is applied and the shield wiring layer SL 1, the resistance of the diffusion layers 33 a and 33 b is set to be higher than Vpgm The lowered Vpg mL may be applied to the shield wiring layer SL 1.

(0053)

Since the shield interconnection layer St. 1 does not function as a control gate of the memory cell, it is possible to design with only the low resistance without considering the transistor characteristics such as a threshold value. From such a viewpoint, the shield wiring layer St. 1 is not limited to a semiconductor, and may be formed of a compound of a metal and a semiconductor, or a metal

[0054]

Next, another embodiment of the present invention will be described with reference to FIGS. FIG. 8 is a cross-sectional view of the memory cell array portion corresponding to FIG. 2 of the embodiment described above, and FIG. 9 is a cross-sectional view of the row decoder portion corresponding to FIG.

[0055]

In the present embodiment, an upper shield interconnection layer SL 2 (hereinafter also simply referred to as a shield interconnection layer) is provided between the uppermost electrode layer WL 5 and the drain side selection gate SGD. In the shield wiring layer SL 2, the desired shield potential applied to the wiring 39 is transferred via the contact portions 36, 38, 44 by the transfer transistor 70 shown in FIG. 9.

[0058]

For example, when high voltage Vpgm is applied to the uppermost electrode layer Vit. 5 to perform writing, the selected bit line connected to the memory string including the cell to be written is set at 0 V, and 0 V is applied to the channel of the cell to be written, is performed.

[0057]

In the unselected memory string not including the cell to be written, the connection to the bit line is cut off by turning off the drain side selection gate, the channel potential is raised by the boost ratio, and the voltage is applied to the electrode layer WL 5 to which Vpgm is applied An electric field in which electron injection is performed does not act so that writing to nonselected cells is not performed.

At this time, a high voltage is applied between the source and the drain of the drain side selection gate in the unselected memory string, and there is a concern that erroneous writing to unselected cells occurs due to GIDL (Gate induced Drain Leakage) phenomenon.

[0058]

On the other hand, in this embodiment, the shield interconnection layer St. 2 is provided between the electrode layer Wt. 5 of the uppermost layer and the drain side selection gate SGD, the shield interconnection layer St. 2 is provided with the shield interconnection layer St. 2 corresponding to the potential of the uppermost layer electrode layer Wt. 5 By providing a desired potential, the potential difference between the source and the drain of the drain side selection gate SGD can be relaxed, and erroneous writing by GIDL can be suppressed.

[0059]

Table 2 shows potential examples of the electrode layers WL 1 to WL 5 and the upper shield wiring layer SL 2 in the unselected memory string.

[0060]

[0061]

When the potential of the uppermost electrode layer WL 5 is 0 V, since no high voltage is applied between the source and the drain of the drain side selection gate SGD, GIDL does not occur and the potential applied to the shield wiring layer St. 2 is sufficiently 0 V.

[0062]

In the case where Vpass (for example, about 10 V) is applied to the electrode layer WL 5, in order to reduce the electric field between the source and the drain of the drain side selection gate SGD and suppress the occurrence of GIDL, several V to VpassL lower than Vpass are applied to the shield wiring layer SL2.

At this time, the potential applied to the shield interconnection layer St. 2 can be lowered to such an extent that the electrode layer Wt. 5 is not deteriorated by GIDL.

[0063]

In the case where Vpgm (eg, about 20 V) is applied to the electrode layer WL 5, in order to reduce the electric field between the source and the drain of the drain side selection gate SGD and suppress the generation of GIDL, similarly to the above case, Vpg mL to the shield wiring layer SL 2.

In this case, since GIDL is more likely to occur than when the electrode layer WL 5 is Vpass, it is desirable to give a higher potential to the shield wiring layer SL 2 than when the electrode layer WL 5 is Vpass.

However, if the potential of the shield interconnection layer Si. 2 is too high, GIDL occurs in the vicinity of the shield interconnection layer Si. 2 and deterioration in characteristics due to it can not be ignored, so the upper limit of the shield potential needs to be appropriately set.

[0084]

Since the shield interconnection layer St. 2 does not function as a control gate of the memory cell, it is possible to design with only the low resistance without considering the transistor characteristics such as the threshold value.

From such a viewpoint, the shield wiring layer Si. 2 is not limited to a semiconductor, and may be formed of a compound of a metal and a semiconductor, or a metal.

[0085]

Besides, as shown in FIG. 10 which is a sectional view of a row decoder portion similar to FIG. 7, both the shield interconnection layer SL 1 and the shield interconnection layer SL 2 described above may be provided.

[0086]

In other words, by providing the lower shield interconnection layer SL. 1 between the lowermost electrode layer WL 1 and the transfer transistor and giving a desired first shield potential, it is possible to suppress the increase in resistance of the diffusion layer of the transfer transistor, By providing the upper shield interconnection layer SL 2 between the electrode layer (the electrode layer WL 4 in the case of FIG. 10) and the drain side selection gate SGD and giving a desired second shield potential, erroneous writing to the unselected cell can be suppressed.

[0087]

The embodiments of the present invention have been described with reference to specific examples.

However, the present invention is not limited thereto, and various modifications are possible based on the technical idea of the present invention.

(0068)

In the above-described embodiment, the write potential Vpgm is transferred by the transfer transistor. However, the transfer transistor transfers its potential, for example, Vpass or 0 V according to the potential applied to the corresponding electrode layer.

For example, when the transfer transistor transfers Vpass, Vpass may be applied to the shield interconnection layer St. 1 thereon. However, even in that case, it is preferable to give the shield interconnection layer St. 1 a potential as high as possible as long as it is possible to secure a breakdown voltage between the shield interconnection layer St. 1 and the lowermost electrode layer Wt. 1 as described above, it is advantageous for suppression of rise.

[0069]

In the above-described embodiment, silicon is exemplified as a semiconductor, but a semiconductor other than silicon may be used. Further, the film structure including the charge storage layer 17 between each of the electrode layers Wt. 1 to Wt. 5 and the semiconductor layer 21 is not limited to the ONO (Oxide-Nitride-Oxide) structure. For example, the charge storage layer and the gate insulating film it may have a layered structure.

[0070]

10: memory cell array, 17: charge storage layer, 20, 30, 40 transfer transistor, 21 semiconductor layer, 50 peripheral circuit, CS ... cell source, SGS ... source side selection transistor, SGD ... drain side selection transistor, MC ... memory cell, MS ... memory string, WL1 to WL5 ... electrode layer, SL1 ... lower shield wiring layer, SL2 ... top shield wiring layer

(19) **日本国特許庁(JP)**

(12) 公 開 特 許 公 報(A)

(11)特許出願公開番号

特開2010-165794 (P2010-165794A)

最終頁に続く

(43) 公開日 平成22年7月29日(2010.7.29)

(51) Int.Cl.	FI		テーマコード	(参考)
HO1L 21/8247 (2006.01)	HO1L 27/10	434	5F083	
HO1L 27/115 (2006.01)	HO1L 29/78	371	5 F 1 O 1	
HO1L 29/788 (2006.01)	HO1L 27/10	481		
HO1L 29/792 (2006.01)				
HO1L 27/10 (2006.01)				
	審査:	清求 未請求 請	求項の数 5 〇L	(全 14 頁)
(21) 出願番号 特願2009-5933 (P2009-5933) (22) 出願日 平成21年1月14日 (2009.1.14)		(人 000003078 株式会社東		3 .
	(74) 代理			7
	109104	弁理士 E		
	(72) 発明			
	(=) > 2 - > 2		、 《芝浦一丁目1番1 ・	弓 株式会社
		東芝内		
	(72) 発明	者 荒井 史陶	Ě	
		東京都港区 東芝内	☑芝浦一丁目1番1 [−]	号 株式会社


(54) 【発明の名称】半導体記憶装置

(57)【要約】

【課題】メモリセルのコントロールゲートとして機能する電極層の電位が他領域に影響するのを抑制することができる半導体記憶装置を提供する。

【解決手段】本発明の半導体記憶装置は、半導体基板11上におけるメモリセル領域及び周辺回路領域にわたって設けられ複数の電極層WL1~WL5と複数の絶縁層24とが交互に積層された積層体と、メモリセル領域における積層体を貫通して形成されたホールの内部に設けられ積層体の積層方向に延びる半導体層21と、半導体層21と電極層WL1~WL5との間に設けられた電荷蓄積層17と、周辺回路領域における積層体の下に設けられ、電極層WL1~WL5に電位を転送する転送トランジスタと、転送トランジスタと最下層の電極層WL1との間に設けられ、転送トランジスタの拡散層の電位に応じたシールド電位が与えられる下部シールド配線層SL1とを備えている。

【選択図】図5



【特許請求の範囲】

【請求項1】

メモリセル領域と周辺回路領域とを有する半導体基板と、

前記半導体基板上における前記メモリセル領域及び前記周辺回路領域にわたって設けられ、複数の電極層と複数の絶縁層とが交互に積層された積層体と、

前記メモリセル領域における前記積層体を貫通して形成されたホールの内部に設けられ 、前記電極層と前記絶縁層との積層方向に延びる半導体層と、

前記半導体層と前記電極層との間に設けられた電荷蓄積層と、

前記周辺回路領域における前記積層体の下に設けられ、前記電極層に電位を転送する転送トランジスタと、

前記転送トランジスタと最下層の前記電極層との間に設けられ、前記転送トランジスタの拡散層の電位に応じたシールド電位が与えられる下部シールド配線層と、

を備えたことを特徴とする半導体記憶装置。

【請求項2】

メモリセル領域と周辺回路領域とを有する半導体基板と、

前記半導体基板上における前記メモリセル領域及び前記周辺回路領域にわたって設けられ、複数の電極層と複数の絶縁層とが交互に積層された積層体と、

前記メモリセル領域における前記積層体を貫通して形成されたホールの内部に設けられ 、前記電極層と前記絶縁層との積層方向に延びる半導体層と、

前記半導休層と前記電極層との間に設けられた電荷蓄積層と、

前記周辺回路領域における前記積層体の下に設けられ、前記電極層に電位を転送する転送トランジスタと、

前記転送トランジスタと最下層の前記電極層との間に設けられ、前記転送トランジスタ の拡散層の電位に応じた第1のシールド電位が与えられる下部シールド配線層と、

最上層の前記電極層の上に設けられ、前記電極層の電位に応じた第2のシールド電位が 与えられる上部シールド配線層と、

を備えたことを特徴とする半導体記憶装置。

【請求項3】

前記下部シールド配線層には、この下部シールド配線層の下に位置する前記転送トランジスタの拡散層の電位と同電位が与えられることを特徴とする請求項1または2に記載の半導体記憶装置。

【請求項4】

前記下部シールド配線層には、この下部シールド配線層の下に位置する前記転送トランジスタの拡散層の電位と、最下層の前記電極層の電位との間の中間電位が与えられることを特徴とする請求項1または2に記載の半導体記憶装置。

【請求項5】

メモリセル領域と周辺回路領域とを有する半導体基板と、

前記半導体基板上における前記メモリセル領域及び前記周辺回路領域にわたって設けられ、複数の電極層と複数の絶縁層とが交互に積層された積層体と、

前記メモリセル領域における前記積層体を貫通して形成されたホールの内部に設けられ、前記電極層と前記絶縁層との積層方向に延びる半導体層と、

前記半導体層と前記電極層との間に設けられた電荷蓄積層と、

最上層の前記電極層の上に設けられ、前記電極層の電位に応じたシールド電位が与えられる上部シールド配線層と、

を備えたことを特徴とする半導体記憶装置。

【発明の詳細な説明】

【技術分野】

[0001]

本発明は、半導体記憶装置に関する。

【背景技術】

50

10

20

30

[0002]

データ記憶層(電荷蓄積層)としてシリコン窒化膜を用いるMONOS(Metal-0xide-Nitride-0xide-Semiconductor)型不揮発性半導体記憶装置において、記憶密度を高めるためにメモリセルを基板上に積層することが行われている。例えば特許文献1には、柱状半導体を基板主面に対して垂直な方向に設け、その方向に複数のメモリセルが直列に接続された構造の不揮発性半導体記憶装置に関する技術が開示されている。

メモリセルのコントロールゲートとして機能する電極層を周辺回路領域まで延在させて 設けた場合、その電極層の電位によっては、周辺回路領域に形成されたトランジスタの拡 散層が高抵抗化し所望の動作を行えなくなる問題が懸念される。

【先行技術文献】

【特許文献】

[0003]

【特許文献1】特開2007-180389号公報

【発明の概要】

【発明が解決しようとする課題】

[00004]

本発明は、メモリセルのコントロールゲートとして機能する電極層の電位が他領域に影響するのを抑制することができる半導体記憶装置を提供する。

【課題を解決するための手段】

[0005]

本発明の一態様によれば、メモリセル領域と周辺回路領域とを有する半導体基板と、前記半導体基板上における前記メモリセル領域及び前記周辺回路領域にわたって設けられ、複数の電極層と複数の絶縁層とが交互に積層された積層体と、前記メモリセル領域における前記積層体を貫通して形成されたホールの内部に設けられ、前記電極層と前記絶縁層との積層方向に延びる半導体層と、前記半導体層と前記電極層との間に設けられた電荷蓄積層と、前記周辺回路領域における前記積層体の下に設けられ、前記電極層に電位を転送する転送トランジスタと、前記転送トランジスタと最下層の前記電極層との間に設けられ、前記転送トランジスタの拡散層の電位に応じたシールド電位が与えられる下部シールド配線層と、を備えたことを特徴とする半導体記憶装置が提供される。

また、本発明の他の一態様によれば、メモリセル領域と周辺回路領域とを有する半導体基板と、前記半導体基板上における前記メモリセル領域及び前記周辺回路領域にわたって設けられ、複数の電極層と複数の絶縁層とが交互に積層された積層体と、前記メモリセル領域における前記積層体を貫通して形成されたホールの内部に設けられ、前記電極層と前記絶縁層との積層方向に延びる半導体層と、前記半導体層と前記電極層との間に設けられた電荷蓄積層と、前記周辺回路領域における前記積層体の下に設けられ、前記電極層に電位を転送する転送トランジスタと、前記転送トランジスタと最下層の前記電極層との間に設けられ、前記転送トランジスタの拡散層の電位に応じた第1のシールド電位が与えられる下部シールド配線層と、最上層の前記電極層の上に設けられ、前記電極層の電位に応じた第2のシールド電位が与えられる上部シールド配線層と、を備えたことを特徴とする半導体記憶装置が提供される。

また、本発明のさらに他の一態様によれば、メモリセル領域と周辺回路領域とを有する半導体基板と、前記半導体基板上における前記メモリセル領域及び前記周辺回路領域にわたって設けられ、複数の電極層と複数の絶縁層とが交互に積層された積層体と、前記メモリセル領域における前記積層体を貫通して形成されたホールの内部に設けられ、前記電極層と前記絶縁層との積層方向に延びる半導体層と、前記半導体層と前記電極層との間に設けられた電荷蓄積層と、最上層の前記電極層の上に設けられ、前記電極層の電位に応じたシールド電位が与えられる上部シールド配線層と、を備えたことを特徴とする半導体記憶装置が提供される。

【発明の効果】

[0006]

20

10

30

40

本発明によれば、メモリセルのコントロールゲートとして機能する電極層の電位が他領域に影響するのを抑制することができる半導体記憶装置が提供される。

【図面の簡単な説明】

[0007]

- 【図1】本発明の実施形態に係る半導体記憶装置における主要要素の平面位置関係を示す模式図。
- 【図2】図1のA-A断面に対応する模式図。
- 【図3】図1のB-B断面に対応する模式図。
- 【図4】図1のC-C断面に対応する模式図。
- 【図5】図1のD-D断面に対応する模式図。
- 【図6】図1のE E断面に対応する模式図。
- 【図7】図1のF-F断面に対応する模式図。
- 【図8】他の実施形態における図2と同様な断面図。
- 【図9】同他の実施形態における図7と同様な断面図。
- 【図10】さらに他の実施形態における図7と同様な断面図。
- 【発明を実施するための形態】
- [0008]

以下、図面を参照し、本発明の実施形態について説明する。各図面中共通する要素については同じ符号を付している。

図1は、木発明の実施形態に係る半導体記憶装置における主要要素の平面位置関係を示す模式図である。

- 図2は、図1におけるA-A断面に対応する図である。
- 図3は、図1におけるB-B断面に対応する図である。
- 図4は、図1におけるC−C断面に対応する図である。
- 図5は、図1におけるD-D断面に対応する図である。
- 図6は、図1におけるE E断面に対応する図である。
- 図7は、図1におけるF-F断面に対応する図である。
- [0009]

本明細書においては、説明の便宜上、XYZ直交座標系を導入する。この座標系においては、半導体基板の上面(主面)に対して平行な方向であって相互に直交する2方向をX方向及びY方向とし、半導体基板の主面に対して垂直な方向をZ方向とする。

[0010]

本実施形態に係る半導体記憶装置は、複数のメモリセルが3次元配列されたメモリセルアレイ10と、メモリセルにデータを書き込む、メモリセルに記憶されたデータを読み出すなどの動作を行う周辺回路50とを同じ半導体基板上に有する。図1には、周辺回路50の中でも特にメモリセルのコントロールゲートとして機能する電極層を選択するロウデコーダを示す。

[0011]

まず、図2を参照して、メモリセルについて説明する。

[0012]

[0013]

拡散層12上には、複数のメモリセルMCが7方向に直列接続されて構成されるメモリストリングMSが設けられている。ソース側選択ゲートSGSに与えるゲート電圧を制御することで、メモリストリングMSとセルソースCSとの間をオンオフすることができる

40

50

10

20

0

[0014]

基板11上には層間絶縁層19が設けられ、その層間絶縁層19上には下部シールド配線層SL1(以下、単にシールド配線層ともいう)が設けられている。そのシールド配線層SL1上には、複数の絶縁層24と複数の電極層WL1~WL5とが交互に積層された積層体が設けられている。電極層WL1~WL5の層数は任意であるが、本実施形態においては例えば5層の場合を例示する。

[0015]

シールド配線層SL1および電極層WL1~WL5は、例えば非晶質または多結晶シリコンからなる。あるいは、シールド配線層SL1は、より低抵抗な金属シリサイドや金属から構成してもよい。

10

[0016]

上記積層体上における最上層の絶縁層24上にはドレイン側選択ゲートSGDが設けられ、その上には絶縁層25、26が設けられている。ドレイン側選択ゲートSGDは、例えば非晶質または多結晶シリコンからなる。また、絶縁層26上面は絶縁膜18で覆われている。

[0017]

上記積層体には、 Z 方向に延び拡散層 1 2 にまで達する貫通ホールが形成され、その貫通ホールの側壁に、絶縁膜 1 6 、電荷蓄積層 1 7 、絶縁膜 1 8 および半導体層 2 1 が設けられている。

20

[0018]

例えば、絶縁膜 1 6 はシリコン酸化膜、電荷蓄積層 1 7 はシリコン窒化膜、絶縁層 1 8 はシリコン酸化膜であり、これらはいわゆる ONO(0xide-Nitride-0xide)膜を構成する。半導体層 2 1 は例えば n 型のシリコンである。半導体層 2 1 は貫通ホールの底部で拡散層 1 2 に接している。

[0019]

ONO膜を挟んで半導体層21と各電極層WL1~WL5とが対向した部分はメモリセルMCを構成し、半導体層21はメモリセルMCにおけるチャネルとして機能し、各電極層WL1~WL5はコントロールゲートとして機能し、電荷蓄積層17は半導体層21から注入される電荷を蓄積するデータ記憶層として機能する。

30

[0020]

このメモリセルMCはチャージトラップ構造のメモリセルであり、電荷蓄積層17は電荷(電子)を閉じこめるトラップを多数有し、例えばシリコン窒化膜からなる。電荷蓄積層17と半導体層21との間の絶縁膜18は、電荷蓄積層17に半導体層21から電荷が注入される際、または電荷蓄積層17に蓄積された電荷が半導体層21へ拡散する際に電位障壁となる。電荷蓄積層17と各電極層WL1~WL5との間の絶縁膜16は、電荷蓄積層17に蓄積された電荷が電極層WL1~WL5へ拡散するのを防止する。電極層WL1~WL5の層数に対応した複数のメモリセルMCが7方向に直列接続され、メモリストリングMSが構成される。

40

50

[0021]

半導体層21の上部には、それぞれイオン注入法によって、p 型の半導体層22とn 型の半導体層23が設けられている。ドレイン側選択ゲートSGDは、絶縁膜18を介して半導体層22に対向し、これらによってドレイン側選択トランジスタが構成される。

[0022]

半導体層23における絶縁膜18上面上に設けられた部分は金属シリサイド化され、その部分はビット線BLに接続されている。ドレイン側選択ゲートSGDに与えるゲート電圧を制御することによって、メモリストリングMSとビット線BLとの間のオンオフを制御できる。

[0023]

半導体層21~23の内側には絶縁層28が埋め込まれ、さらにその上およびセルソー

スCSの周囲にも層間絶縁層27が設けられている。また、シールド配線層SL1、電極層WL1~WL5およびドレイン側選択ゲートSGDにおける、メモリストリングMSの反対側の端部は金属シリサイド化され低抵抗化されている。

[0024]

以上説明したシールド配線層SL1、絶縁層24および電極層WL1~WL5を含む積層体は、周辺回路領域にまで延在している。それら積層体を、図1の平面図ではワード線WLとして示す。

[0025]

周辺回路領域には、各電極層WL1~WL5、シールド配線層SL1に電位を転送する転送トランジスタが設けられている。例えば、図1には、電極層WL2に電位を転送する転送トランジスタ20と、電極層WL1に電位を転送する転送トランジスタ30と、シールド配線層SL1に電位を転送する転送トランジスタ40が形成された領域を示している

[0026]

図 1 における D-D 断面に対応する図 5 は、転送トランジスタ 2 0 が形成された部分の断面構造を示す。

[0027]

転送トランジスタ20は、基板11表面に選択的に形成されたn 型の拡散層33a、33bと、n 型の拡散層33aと拡散層33aと拡散層33bとの間の基板11表面上に設けられたゲート絶縁膜32と、この上に設けられたゲート電極31とを有する。それらが形成された領域を、図1において転送トランジスタ20のアクティブ領域60として示している。基板11表面に形成された前述の拡散層は、例えばSTI(Shallow Trench Isolation)構造の絶縁層35によって、他のトランジスタや素子の拡散層と分離されている。

[0028]

上記積層体の上には絶縁層29を介して配線39が設けられ、転送トランジスタ20の 拡散層31aはコンタクト部36を介して配線39に接続されている。拡散層31bはコンタクト部38、41を介して電極層WL2に接続されている。

[0029]

図1におけるC-C断面に対応する図4に示すように、各電極層 $WL1\sim WL5$ 及びシールド配線層SL1は周辺回路領域で階段状に形成されている。各電極層 $WL1\sim WL5$ 及びシールド配線層SL1は、階段状に形成された部分で、コンタクト部を介して、対応する転送トランジスタに接続されている。

[0030]

例えば、電極層WL2は、コンタクト部41及び図5に示すコンタクト部38を介して 転送トランジスタ20の拡散層34bに接続されている。電極層WL1は、コンタクト部 42及び図6に示すコンタクト部38を介して転送トランジスタ30の拡散層34bに接 続されている。シールド配線層SL1は、コンタクト部43及び図7に示すコンタクト部 38を介して転送トランジスタ40の拡散層34bに接続されている。

[0031]

各電極層WL1~WL5及びシールド配線層SL1において転送トランジスタと接続される階段状部分は金属シリサイド化され、低抵抗化されている。

[0032]

図5に示す転送トランジスタ20において、ゲート配線37を介してゲート電極31に 所定のゲート電圧を印加すると拡散層34a、34b間が導通し、配線39及びコンタクト部36を介して拡散層34aに与えられた電位が拡散層34bに転送される。そして、 その拡散層34bの電位はコンタクト部38、41を介して電極層WL2に転送される。

[0033]

図 1 における E-E 断面に対応する図 6 は、転送トランジスタ 3 0 が形成された部分の断面構造を示す。

50

10

20

30

[0034]

[0035]

この転送トランジスタ30において、ゲート配線37を介してゲート電極31に所定のゲート電圧を印加すると拡散層34a、34b間が導通し、配線39及びコンタクト部36を介して拡散層34aに与えられた電位が拡散層34bに転送される。そして、その拡散層34bの電位はコンタクト部38、42を介して電極層WL1に転送される。

[0036]

図 1 における F-F 断面に対応する図 7 は、転送トランジスタ 4 0 が形成された部分の断面構造を示す。

[0037]

この転送トランジスタ40についても同様に、基板11表面に選択的に形成された n 型の拡散層 33a、33bと、n + 型の拡散層 34a、34bと、拡散層 33aと拡散層 33bとの間の基板 11表面上に設けられたゲート絶縁膜 32と、この上に設けられたゲート電極 31とを有する。それらが形成された領域を、図1において転送トランジスタ40のアクティブ領域 60として示している。

[0038]

この転送トランジスタ 4 0 において、ゲート配線 3 7 を介してゲート電極 3 1 に所定のゲート電圧を印加すると拡散層 3 4 a 、 3 4 b 間が導通し、配線 3 9 及びコンタクト部 3 6 を介して拡散層 3 4 a に与えられた電位が拡散層 3 4 b に転送される。そして、その拡散層 3 4 b の電位はコンタクト部 3 8 、 4 3 を介してシールド配線層 S L 1 に転送される

[0039]

本実施形態に係る半導体記憶装置は、データの消去・書き込みを電気的に自由に行うことができ、電源を切っても記憶内容を保持することができる不揮発性半導体記憶装置である。

[0040]

ここで、図1、2、5~7において点線で囲んで示すブロック(選択ブロック)におけるいずれかの電極層(ここでは例えば電極層WL2とする)をコントロールゲートとするメモリセル(書き込み対象セル)の電荷蓄積層に電子を注入してデータを書き込む場合について説明する。

[0041]

書き込み対象セル(を含むメモリストリング)に接続されている選択ビット線BLに0V、それ以外の非選択ビット線BLにVdd(例えば数ボルト程度)が与えられる。書き込み対象セルに接続されているドレイン側選択トランジスタはオンにされ、書き込み対象セルに接続されているソース側選択トランジスタはオフにされる。セルソースにはVddが与えられる。基板11またはp型ウェル層には0Vが与えられる。書き込み対象セルのコントロールゲートである電極層WL2にはVpgm(例えば20V程度)が与えられ、それ以外の電極層にはVpass(例えば10V程度)が与えられる。すなわち、選択ブロックの電極層WL2には、図5に示す転送トランジスタ20によって、配線39に与えられた書き込み電位Vpgmが転送され印加される。

[0042]

これにより、選択ビット線 B L の 0 V が書き込み対象セルのチャネル(半導体層 2 1)に伝播し、そのチャネルと、書き込み対象セルの電極層W L 2 との間の O N O 膜に印加される電界強度が強くなり、書き込み対象セルの電荷蓄積層 1 7 に電子が注入されデータ書き込みが行われる。

20

10

30

40

[0043]

シールド配線層 S L 1 には、そのシールド配線層 S L 1 の下方の転送トランジスタの拡散層 S 4 a 、 3 4 b の電位と、最下層の電極層 W L 1 の電位に応じた、所望のシールド電位が与えられる。電極層 W L 1 ~ W L 5 の電位及びシールド配線層 S L 1 の電位の一例を表 1 に示す。

[0044]

【表 1 】

	WL1=Vpgm	WL1=Vpass	WL1=0V
WL5	Vpass	Vpass	Vpass
WL4	Vpass	Vpass	Vpass
WL3	Vpass	Vpass	Vpgm
WL2	Vpass	Vpgm	Vpass
WL1	Vpgm	Vpass	0\
下部シールド配線層	Vpgm	Vpgm or VpgmL	Vpgm or VpgmL

[0045]

Vpgmは書き込み対象セルにデータ書き込み(電子注入)を行うのに十分な電圧であり、例えば20V程度である。Vpassは非書き込み対象セルに書き込みが行われないようにする電圧であり、かつ非選択ビット線におけるVpgmがかかる電極層をコントロールゲートとするメモリセルに書き込みが行われないようにそのセルのチャネル領域をブーストするのに十分な電圧であり、例えば10V程度である。

[0046]

本実施形態に係る半導体記憶装置では、基板面積の有効利用のため、電極層WL1~WL5における周辺回路領域まで延在している部分の下に、転送トランジスタを設けている。すなわち、図1に示すように転送トランジスタのアクティブ領域60の上方を、電極層WL1~WL5を含むワード線WLが横切るように延在している。

[0047]

このような構造の場合、アクティブ領域 6 0 上方に存在する電極層の電位によっては、その下の転送トランジスタの n 型拡散層 3 3 a 、 3 3 b が高抵抗化し、場合によっては逆導電型の反転層が形成され、電荷の転送ができなくなってしまうことが起こり得る。

[0048]

これに対して本実施形態では、最下層の電極層WL1と転送トランジスタとの間に、シールド配線層SL1を設け、そのシールド配線層SL1に所望のシールド電位を与える。これにより、転送トランジスタのn 型拡散層 3 3 a、3 3 bに対する電極層電位の影響を遮断し、n 型拡散層 3 3 a、3 3 bの抵抗上昇を抑制することができる。

[0049]

前述した表 1 は、転送トランジスタが任意の電極層に例えば V pgmを転送しているときにおけるその転送トランジスタ上方の各電極層 W L 1 ~ W L 5 およびシールド配線層 S L 1 の電位例を示す。

[0050]

転送トランジスタによって例えば最下層の電極層WL1にVpgmを転送する場合、シールド配線層SL1には同じVpgmが与えられる。これにより、転送トランジスタのn 型の拡散層 3 3 a 、 3 3 b の特に表面側における電子密度の低減もしくは反転層の形成を抑制し、拡散層 3 3 a 、 3 3 b の抵抗上昇を抑制できる。

[0051]

転送トランジスタによって例えば電極層WL2にVpgmを転送し、最下層のWL1に与えられる電位がVpassの場合、上記と同様に、拡散層33a、33bの高抵抗化抑制のために、シールド配線層SL1にはVpgmを与える。あるいは、Vpassが与えられる最下層電極層WL1と、シールド配線層SL1との間の絶縁層の耐圧確保のため、拡散層33a

10

20

30

40

50

、33bにおける抵抗が問題とならない程度までVpgmよりも低くしたVpgmLをシールド配線層SL1に与えてもよい。

[0052]

転送トランジスタによって例えば電極層WL3にVpgmを転送し、最下層の電極層WL1に与えられる電位が0Vの場合、上記と同様に、拡散層33a、33bの高抵抗化抑制のために、シールド配線層SL1にはVpgmを与える。そして、この場合にも、0Vが与えられる最下層電極層WL1と、シールド配線層SL1との間の絶縁層の耐圧確保のため、拡散層33a、33bにおける抵抗が問題とならない程度までVpgmよりも低くしたVpgmLをシールド配線層SL1に与えてもよい。

[0053]

シールド配線層 S L 1 は、メモリセルのコントロールゲートとしては機能しないため、しきい値等のトランジスタ特性のことを考慮に入れずに、低抵抗化だけを目的とした設計を行える。そのような観点から、シールド配線層 S L 1 は、半導体に限らず、金属と半導体との化合物、金属から構成してもよい。

[0054]

次に、図8、9を参照して本発明の他の実施形態について説明する。

図8は前述した実施形態の図2に対応するメモリセルアレイ部分の断面図であり、図9は図7に対応するロウデコーダ部分の断面図である。

[0055]

本実施形態では、最上層の電極層WL5とドレイン側選択ゲートSGDとの間に、上部シールド配線層SL2(以下、単にシールド配線層ともいう)を設けている。このシールド配線層SL2には、図9に示す転送トランジスタ70によって、配線39に与えられた所望のシールド電位がコンタクト部36、38、44を介して転送される。

[0056]

例えば最上層の電極層WL5に高電圧Vpgmを印加し書き込みを行う場合、書き込み対象セルを含むメモリストリングと接続された選択ビット線は0Vにされ、その0Vが書き込み対象セルのチャネルに印加され書き込みが行われる。

[0057]

書き込み対象セルを含まない非選択メモリストリングにおいては、ドレイン側選択ゲートのオフによりビット線との接続がカットされ、ブースト比によりチャネル電位が持ち上げられ、Vpgmが印加される電極層WL5との間で電子注入が行われるような電界が作用せず、非選択セルへの書き込みが行われないようにする。このとき、非選択メモリストリングにおけるドレイン側選択ゲートのソース・ドレイン間には高電圧がかかり、GIDL(Gate Induced Drain Leakage)現象による非選択セルへの誤書き込みが起こってしまう問題が懸念される。

[0058]

これに対して本実施形態では、最上層の電極層WL5とドレイン側選択ゲートSGDとの間に、シールド配線層SL2を設け、そのシールド配線層SL2に、最上層電極層WL5の電位に応じた所望の電位を与えることによって、ドレイン側選択ゲートSGDのソース・ドレイン間の電位差を緩和し、GIDLによる誤書き込みを抑制することができる。

[0059]

表 2 は、非選択メモリストリングにおける電極層 W L 1 ~ W L 5 および上部シールド配線層 S L 2 の電位例を示す。

[0060]

20

40

10

Micron Ex. 1041, p. 74 Micron v. YMTC IPR2025-00119

【表2】

	WL5=0V	WL5=Vpass	WL5=Vpgm
上部シールド配線層	0V	数V~VpassL	数V~VpgmL
WL5	0V	Vpass	Vpgm
WL4	Vpass	Vpgm	Vpass
WL3	Vpgm	Vpass	0∨
WL2	Vpass	0V	Vpass
WL1	0V	Vpass	Vpass

[0061]

10

最上層の電極層WL5の電位が0Vの場合、ドレイン側選択ゲートSGDのソース・ドレイン間には高電圧がかからないため、GIDLが発生せず、シールド配線層SL2に与える電位は0Vで十分である。

[0062]

電極層WL5にV pass (例えば10V 程度)が与えられる場合、ドレイン側選択ゲートSGD のソース・ドレイン間の電界を緩和してGIDL の発生を抑えるべく、V pass L も低い数 $V\sim V$ pass L をシールド配線層SL L 2に与える。このときにシールド配線層SL L 2に与えられる電位は、電極層WL S がGIDL によって劣化しない程度まで低電圧化することが可能である。

[0063]

20

電極層WL5にVpgm(例えば20V程度)が与えられる場合、上記と同様に、ドレイン側選択ゲートSGDのソース・ドレイン間の電界を緩和してGIDLの発生を抑えるべく、Vpgmよりも低い数 $V\sim V$ pgmLをシールド配線層SL2に与える。この場合、電極層WL5がVpassのときよりもGIDLがより発生しやすいため、電極層WL5がVpassのときよりも高めの電位をシールド配線層SL2に与えることが望ましい。ただし、シールド配線層SL2の電位があまり高過ぎるとこのシールド配線層SL2近傍でGIDLが発生し、それによる特性劣化が無視できなくなるので、シールド電位の上限は適切に設定する必要がある。

[0064]

30

40

50

シールド配線層SL2は、メモリセルのコントロールゲートとしては機能しないため、しきい値等のトランジスタ特性のことを考慮に入れずに、低抵抗化だけを目的とした設計を行える。そのような観点から、シールド配線層SL2は、半導体に限らず、金属と半導体との化合物、金属から構成してもよい。

[0065]

また、図7と同様なロウデコーダ部分の断面図である図10に示すように、前述したシールド配線層SL1とシールド配線層SL2の両方を設けてもよい。

[0066]

すなわち、最下層の電極層WL1と転送トランジスタとの間に下部シールド配線層SL1を設け所望の第1のシールド電位を与えることで転送トランジスタの拡散層の高抵抗化を抑制でき、なおかつ最上層の電極層(図10の場合電極層WL4)とドレイン側選択ゲートSGDとの間に上部シールド配線層SL2を設け所望の第2のシールド電位を与える

[0067]

ことで、非選択セルへの誤書き込みを抑制できる。

以上、具体例を参照しつつ本発明の実施形態について説明した。しかし、本発明は、それらに限定されるものではなく、本発明の技術的思想に基づいて種々の変形が可能である

[0068]

前述した実施形態では転送トランジスタで書き込み電位 V pgmを転送する例を挙げたが、対応する電極層に与える電位に応じて転送トランジスタはその電位、例えば V passや O V も転送する。例えば、転送トランジスタが V passを転送している場合、その上のシール

10

ド配線層SL1にはVpassを与えるようにしてもよい。ただし、その場合でも、前述したようにシールド配線層SL1と最下層の電極層WL1との問の耐圧が確保可能な限り高い電位をシールド配線層SL1に与えることが、転送トランジスタの拡散層の抵抗上昇抑制に有利である。


[0069]


また、前述した実施形態では、半導体としてシリコンを例示したが、シリコン以外の他の半導体を用いてもよい。また、各電極層WL1~WL5と半導体層21との間の電荷蓄積層17を含む膜構造は、ONO(0xide-Nitride-0xide)構造に限らず、例えば電荷蓄積層とゲート絶縁膜との2層構造であってもよい。

【符号の説明】

[0070]


10…メモリセルアレイ、17…電荷蓄積層、20,30,40…転送トランジスタ、21…半導体層、50…周辺回路、CS…セルソース、SGS…ソース側選択トランジスタ、SGD…ドレイン側選択トランジスタ、MC…メモリセル、MS…メモリストリング、WL1~WL5…電極層、SL1…下部シールド配線層、SL2…上部シールド配線層
















(四万)












【図8】






[図9]

【図10】





フロントページの続き

F ターム(参考) 5F083 EP18 EP22 EP33 EP34 EP48 EP49 EP76 ER02 GA10 GA12

GA15 JA04 JA35 JA53 KA01 KA17 LA16 MA06 MA16 MA19

NAO1 NAO5

5F101 BA45 BB02 BD16 BD22 BD30 BD34 BD35 BE05 BF02 BII08

Electronic Patent A	\pp	lication Fee	Transmi	ttal	
Application Number:					
Filing Date:					
Title of Invention:	SE/ SA/	MICONDUCTOR ME ME	MORY DEVICE #	AND METHOD FOR	MANUFACTURING
First Named Inventor/Applicant Name:	Jur	n FUJIKI			
Filer:	Phi	lippe Jean-Claude S	Signore/Brando	n Botchway	
Attorney Docket Number:	516	5693US			
Filed as Large Entity					
Filing Fees for Utility under 35 USC 111(a)					
Description		Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Basic Filing:					
UTILITY APPLICATION FILING		1011	1	300	300
UTILITY SEARCH FEE		1111	1	660	660
UTILITY EXAMINATION FEE		1311	1	760	760
Pages:					
Claims:					
Miscellaneous-Filing:					
LATE FILING FEE FOR OATH OR DECLARATION		1051	1	160	160
Petition:					

Description	Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Patent-Appeals-and-Interference:				
Post-Allowance-and-Post-Issuance:				
Extension-of-Time:				
Miscellaneous:				
	Tot	al in USD	(\$)	1880

Electronic Ack	knowledgement Receipt			
EFS ID:	33700557			
Application Number:	16129082			
International Application Number:				
Confirmation Number:	1059			
Title of Invention:	SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING SAME			
First Named Inventor/Applicant Name:	Jun FUJIKI			
Customer Number:	22850			
Filer:	Philippe Jean-Claude Signore/Brandon Botchway			
Filer Authorized By:	Philippe Jean-Claude Signore			
Attorney Docket Number:	516693US			
Receipt Date:	12-SEP-2018			
Filing Date:				
Time Stamp:	15:19:56			
Application Type:	Utility under 35 USC 111(a)			

Payment information:

Submitted with Payment	yes
Payment Type	CARD
Payment was successfully received in RAM	\$1880
RAM confirmation Number	091318INTEFSW15204100
Deposit Account	
Authorized User	

The Director of the USPTO is hereby authorized to charge indicated fees and credit any overpayment as follows:

Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)		
Number			9390281	r drt 7.21p	(II appli)		
1		516693USNewApplication.pdf	f45db96463adc39a99887c42125a47c6a9a e4d22	yes	79		
	Multip	! part Description/PDF files in .	zip description				
	Document De	scription	Start	E	nd		
	Transmittal of New	Application	1		1		
	Application Da	ita Sheet	2		7		
	Specificat	ion	8	2	27		
	Claims	i	28	3	33 34 49 51		
	Abstrac	:t	34	3			
	Drawings-only black and v	white line drawings	35	2			
	Power of Att	corney	50	į			
	Transmittal	Letter	52	Į	52		
	Information Disclosure Stater	ment (IDS) Form (SB08)	53		53		
	Information Disclosure Statement (IDS) Form (SB08) 53 53 Foreign Reference 54 79						
Warnings:							
Information:							
			36810				
2	Fee Worksheet (SB06)	fee-info.pdf	06e7d49954fcd573e411348a7e0b22ba9ce 50a45	no	2		
Warnings:							
Information:							
		Total Files Size (in bytes)	94	27091			

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

INFORMAL NOTICE

APPLICATION NUMBER 16/129,082

FILING OR 371(C) DATE 09/12/2018

FIRST NAMED APPLICANT Jun FUJIKI

516693US

ATTY. DOCKET NO./TITLE **CONFIRMATION NO. 1059**

22850 OBLON, MCCLELLAND, MAIER & NEUSTADT, L.L.P. 1940 DUKE STREET ALEXANDRIA, VA 22314

OC000000102760734

Date Mailed: 10/03/2018

INFORMATIONAL NOTICE TO APPLICANT

Applicant is notified that the above-identified application contains the deficiencies noted below. No period for reply is set forth in this notice for correction of these deficiencies. However, if a deficiency relates to the inventor's oath or declaration, the applicant must file an oath or declaration in compliance with 37 CFR 1.63, or a substitute statement in compliance with 37 CFR 1.64, executed by or with respect to each actual inventor no later than the expiration of the time period set in the "Notice of Allowability" to avoid abandonment. See 37 CFR 1.53(f).

The item(s) indicated below are also required and should be submitted with any reply to this notice to avoid further processing delays.

• A properly executed inventor's oath or declaration has not been received for the following inventor(s): Jun FUJIKI Shinya ARAI Kotaro FUJII

> Questions about the contents of this notice and the requirements it sets forth should be directed to the Office of Data Management, Application Assistance Unit, at (571) 272-4000 or (571) 272-4200 or 1-888-786-0101.

|--|



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE UNITED STATES DEPARTMENT OF COMM United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS Alexandria, Virginia 22313-1450 www.uspto.gov

NUMBER 16/129.082

FILING or 371(c) DATE 09/12/2018 GRP ART UNIT 2811

FIL FEE REC'D 1880

ATTY.DOCKET.NO 516693US

TOT CLAIMS 20

IND CLAIMS

CONFIRMATION NO. 1059 FILING RECEIPT

22850 OBLON, MCCLELLAND, MAIER & NEUSTADT, L.L.P. 1940 DUKE STREET

ALEXANDRIA, VA 22314

Date Mailed: 10/03/2018

Receipt is acknowledged of this non-provisional patent application. The application will be taken up for examination in due course. Applicant will be notified as to the results of the examination. Any correspondence concerning the application must include the following identification information: the U.S. APPLICATION NUMBER, FILING DATE, NAME OF APPLICANT, and TITLE OF INVENTION. Fees transmitted by check or draft are subject to collection. Please verify the accuracy of the data presented on this receipt. If an error is noted on this Filing Receipt, please submit a written request for a Filing Receipt Correction. Please provide a copy of this Filing Receipt with the changes noted thereon. If you received a "Notice to File Missing Parts" for this application, please submit any corrections to this Filing Receipt with your reply to the Notice. When the USPTO processes the reply to the Notice, the USPTO will generate another Filing Receipt incorporating the requested corrections

Inventor(s)

Jun FUJIKI, Mie, JAPAN:

Shinya ARAI, Yokkaichi, JAPAN;

Kotaro FUJII, Yokkaichi, JAPAN;

Applicant(s)

TOSHIBA MEMORY CORPORATION, Minato-ku, JAPAN;

Assignment For Published Patent Application

TOSHIBA MEMORY CORPORATION, Minato-ku, JAPAN

Power of Attorney: The patent practitioners associated with Customer Number 22850

Domestic Applications for which benefit is claimed - None.

A proper domestic benefit claim must be provided in an Application Data Sheet in order to constitute a claim for domestic benefit. See 37 CFR 1.76 and 1.78.

Foreign Applications (You may be eligible to benefit from the Patent Prosecution Highway program at the USPTO. Please see http://www.uspto.gov for more information.) JAPAN 2017-247987 12/25/2017 Access Code Provided

Permission to Access Application via Priority Document Exchange: Yes

Permission to Access Search Results: Yes

Applicant may provide or rescind an authorization for access using Form PTO/SB/39 or Form PTO/SB/69 as appropriate.

page 1 of 4

Request to Retrieve - This application either claims priority to one or more applications filed in an intellectual property Office that participates in the Priority Document Exchange (PDX) program or contains a proper **Request to Retrieve Electronic Priority Application(s)** (PTO/SB/38 or its equivalent). Consequently, the USPTO will attempt to electronically retrieve these priority documents.

If Required, Foreign Filing License Granted: 10/01/2018

The country code and number of your priority application, to be used for filing abroad under the Paris Convention, is **US 16/129,082**

Projected Publication Date: 06/27/2019

Non-Publication Request: No Early Publication Request: No

Title

SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING SAME

Preliminary Class

257

Statement under 37 CFR 1.55 or 1.78 for AIA (First Inventor to File) Transition Applications: No

PROTECTING YOUR INVENTION OUTSIDE THE UNITED STATES

Since the rights granted by a U.S. patent extend only throughout the territory of the United States and have no effect in a foreign country, an inventor who wishes patent protection in another country must apply for a patent in a specific country or in regional patent offices. Applicants may wish to consider the filing of an international application under the Patent Cooperation Treaty (PCT). An international (PCT) application generally has the same effect as a regular national patent application in each PCT-member country. The PCT process **simplifies** the filing of patent applications on the same invention in member countries, but **does not result** in a grant of "an international patent" and does not eliminate the need of applicants to file additional documents and fees in countries where patent protection is desired.

Almost every country has its own patent law, and a person desiring a patent in a particular country must make an application for patent in that country in accordance with its particular laws. Since the laws of many countries differ in various respects from the patent law of the United States, applicants are advised to seek guidance from specific foreign countries to ensure that patent rights are not lost prematurely.

Applicants also are advised that in the case of inventions made in the United States, the Director of the USPTO must issue a license before applicants can apply for a patent in a foreign country. The filing of a U.S. patent application serves as a request for a foreign filing license. The application's filing receipt contains further information and guidance as to the status of applicant's license for foreign filing.

Applicants may wish to consult the USPTO booklet, "General Information Concerning Patents" (specifically, the section entitled "Treaties and Foreign Patents") for more information on timeframes and deadlines for filing foreign patent applications. The guide is available either by contacting the USPTO Contact Center at 800-786-9199, or it can be viewed on the USPTO website at http://www.uspto.gov/web/offices/pac/doc/general/index.html.

For information on preventing theft of your intellectual property (patents, trademarks and copyrights), you may wish to consult the U.S. Government website, http://www.stopfakes.gov. Part of a Department of Commerce initiative, this website includes self-help "toolkits" giving innovators guidance on how to protect intellectual property in specific page 2 of 4

countries such as China, Korea and Mexico. For questions regarding patent enforcement issues, applicants may call the U.S. Government hotline at 1-866-999-HALT (1-866-999-4258).

LICENSE FOR FOREIGN FILING UNDER Title 35, United States Code, Section 184

Title 37, Code of Federal Regulations, 5.11 & 5.15

GRANTED

The applicant has been granted a license under 35 U.S.C. 184, if the phrase "IF REQUIRED, FOREIGN FILING LICENSE GRANTED" followed by a date appears on this form. Such licenses are issued in all applications where the conditions for issuance of a license have been met, regardless of whether or not a license may be required as set forth in 37 CFR 5.15. The scope and limitations of this license are set forth in 37 CFR 5.15(a) unless an earlier license has been issued under 37 CFR 5.15(b). The license is subject to revocation upon written notification. The date indicated is the effective date of the license, unless an earlier license of similar scope has been granted under 37 CFR 5.13 or 5.14.

This license is to be retained by the licensee and may be used at any time on or after the effective date thereof unless it is revoked. This license is automatically transferred to any related applications(s) filed under 37 CFR 1.53(d). This license is not retroactive.

The grant of a license does not in any way lessen the responsibility of a licensee for the security of the subject matter as imposed by any Government contract or the provisions of existing laws relating to espionage and the national security or the export of technical data. Licensees should apprise themselves of current regulations especially with respect to certain countries, of other agencies, particularly the Office of Defense Trade Controls, Department of State (with respect to Arms, Munitions and Implements of War (22 CFR 121-128)); the Bureau of Industry and Security, Department of Commerce (15 CFR parts 730-774); the Office of Foreign AssetsControl, Department of Treasury (31 CFR Parts 500+) and the Department of Energy.

NOT GRANTED

No license under 35 U.S.C. 184 has been granted at this time, if the phrase "IF REQUIRED, FOREIGN FILING LICENSE GRANTED" DOES NOT appear on this form. Applicant may still petition for a license under 37 CFR 5.12, if a license is desired before the expiration of 6 months from the filing date of the application. If 6 months has lapsed from the filing date of this application and the licensee has not received any indication of a secrecy order under 35 U.S.C. 181, the licensee may foreign file the application pursuant to 37 CFR 5.15(b).

SelectUSA

The United States represents the largest, most dynamic marketplace in the world and is an unparalleled location for business investment, innovation, and commercialization of new technologies. The U.S. offers tremendous resources and advantages for those who invest and manufacture goods here. Through SelectUSA, our nation works to promote and facilitate business investment. SelectUSA provides information assistance to the international investor community; serves as an ombudsman for existing and potential investors; advocates on behalf of U.S. cities, states, and regions competing for global investment; and counsels U.S. economic development organizations on investment attraction best practices. To learn more about why the United States is the best country in the world to develop

echnology, manufacture products, deliver services, and grow your business, visit http://www.SelectUSA.gov or call 1-202-482-6800.	
page 4 of 4	

	PATEN	NT APPLI		N FEE DE titute for Form		ION RECORI	D		tion or Docket Num	ber
	APPLIC	CATION AS			umn 2)	SMALL	ENTITY	OR	OTHER SMALL I	
	FOR	NUMBE	R FILE	NUMBE	RATE(\$)	FEE(\$)]	RATE(\$)	FEE(\$)	
	IC FEE FR 1.16(a), (b), or (c))	N	/A	N	J/A	N/A		1	N/A	300
	RCH FEE FR 1.16(k), (i), or (m))	N	/A	N	N/A			1	N/A	660
	MINATION FEE FR 1.16(o), (p), or (q))	N	/A	N	J/A	N/A		1	N/A	760
TOT.	AL CLAIMS FR 1.16(i))	20	minus :	20 = *				OR	x 100 =	0.00
	PENDENT CLAIMS FR 1.16(h))	3	minus :	3 = *				1	x 460 =	0.00
EE	PLICATION SIZE E EFR 1.16(s))	sheets of p \$310 (\$155 50 sheets	aper, the for small for fraction	and drawings e e application si: all entity) for ea on thereof. See CFR 1.16(s).	ze fee due is ch additional					0.00
V IUL	TIPLE DEPENDENT	CLAIM PRE	SENT (37	7 CFR 1.16(j))						0.00
' If th	ne difference in colur	nn 1 is less th	an zero,	enter "0" in colur	nn 2.	TOTAL		1	TOTAL	1720
AMENDMENT A	Total * (37 CFR 1.16(i))	AFTER MENDMENT	Minus	PREVIOUSLY PAID FOR	EXTRA	RATE(\$)	FEE(\$)	OR	RATE(\$) x =	FEE(\$)
<u></u>	Independent *		Minus	***	=	x =		OR	x =	
	(37 CFR 1.16(h)) Application Size Fee (3	37 CFR 1.16(s))			<u> </u>			- "		
٦	FIRST PRESENTATION		E DEPEN	DENT CLAIM (37 C	FR 1.16(j))			OR		
					w,	TOTAL ADD'L FEE		OR	TOTAL ADD'L FEE	
		(Column 1)		(Column 2)	(Column 3)			_		
я -		CLAIMS REMAINING AFTER MENDMENT		HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA	RATE(\$)	ADDITIONAL FEE(\$)		RATE(\$)	ADDITIONA FEE(\$)
DMEN	Total * (37 CFR 1.16(i))		Minus	**	=	x =		OR	x =	
AMEND	Independent * (37 CFR 1.16(h))		Minus	***	=	x =		OR	х =	
₹	Application Size Fee (37 CFR 1.16(s))]		
	FIRST PRESENTATIO	ON OF MULTIPL	E DEPEN	DENT CLAIM (37 C	FR 1.16(j))			OR		
						TOTAL ADD'L FEE		OR	TOTAL ADD'L FEE	
**	If the entry in colunt If the "Highest Num" If the "Highest Numb The "Highest Number	nber Previousl er Previously f	y Paid Fo	or" IN THIS SPA	CE is less than 2	nn 3. :0, enter "20".		_		



CERTIFICATE OF AVAILABILITY OF A CERTIFIED PATENT DOCUMENT IN A DIGITAL LIBRARY

The International Bureau certifies that a copy of the patent application indicated below has been available to the WIPO Digital Access Service since the date of availability indicated, and that the patent application has been available to the indicated Office(s) as of the date specified following the relevant Office code:

Document details: Country/Office: JP

Filing date: 25 Dec 2017 (25.12.2017)

Application number: 2017-247987

Date of availability of document: 26 Dec 2017 (26.12.2017)

The following Offices can retrieve this document by using the access code: JP, US, SE, NZ, KR, EA, IN, BR, GB, AU, ES, NL, IB, EE, CN, MA, FI, DK, CL

Date of issue of this certificate: 23 Oct 2018 (23.10.2018)

34, chemin des Colombettes 1211 Geneva 20, Switzerland

日本国特許庁 JAPAN PATENT OFFICE

別紙添付の書類に記載されている事項は下記の出願書類に記載されている事項と同一であることを証明する。

This is to certify that the annexed is a true copy of the following application as filed with this Office.

出願年月日 Date of Application:

2017年12月25日

出 願 番 号 Application Number:

特願2017-247987

パリ条約による外国への出願 に用いる優先権の主張の基礎 となる出願の国コードと出願 番号

番号
The country code and number of your priority application, to be used for filing abroad under the Paris Convention, is

JP2017-247987

出 願 人
Applicant(s):

東芝メモリ株式会社

特許庁長官 Commissioner, Japan Patent Office 宗像道



 【書類名】
 特許願

 【整理番号】
 11722301

【提出日】平成29年12月25日【あて先】特許庁長官殿【国際特許分類】H01L 21/8247

【発明者】

【住所又は居所】 東京都港区芝浦一丁目1番1号 東芝メモリ株式会社内

【氏名】 藤木 潤

【発明者】

【住所又は居所】 東京都港区芝浦一丁目1番1号 東芝メモリ株式会社内

【氏名】 荒井 伸也

【発明者】

【住所又は居所】 東京都港区芝浦一丁目1番1号 東芝メモリ株式会社内

【氏名】 藤井 光太郎

【特許出願人】

【識別番号】 317006041

【氏名又は名称】 東芝メモリ株式会社

【代理人】

【識別番号】 100108062

【弁理士】

【氏名又は名称】 日向寺 雅彦

【選任した代理人】

【識別番号】 100168332

【弁理士】

【氏名又は名称】 小崎 純一

【選任した代理人】

【識別番号】 100146592

【弁理士】

【氏名又は名称】 市川 浩

【選任した代理人】

【識別番号】 100157901

【弁理士】

【氏名又は名称】 白井 達哲

【手数料の表示】

【振替番号】 00038575 【納付金額】 14,000円

【提出物件の目録】

【物件名】 明細書 1

【物件名】 特許請求の範囲 1

 【物件名】
 要約書 1

 【物件名】
 図面 1

【書類名】明細書

【発明の名称】半導体記憶装置及びその製造方法

【技術分野】

[0001]

実施形態は、半導体記憶装置及びその製造方法に関する。

【背景技術】

[0002]

近年、メモリセルを3次元的に集積させた積層型の半導体記憶装置が提案されている。 このような積層型の半導体記憶装置においては、より一層の小型化を図るために、半導体 基板とメモリセルとの間に厚い絶縁膜を設け、半導体基板の上層部分及び絶縁膜内に制御 回路を形成することが検討されている。この場合は、絶縁膜上に導電膜を設け、ソース線 として使用する。

【先行技術文献】

【特許文献】

[0003]

【特許文献1】特開2010-165794号公報

【特許文献2】米国特許出願公開第2011/0073866号明細書

【発明の概要】

【発明が解決しようとする課題】

[0004]

実施形態の目的は、小型化が可能な半導体記憶装置及びその製造方法を提供することである。

【課題を解決するための手段】

[0005]

実施形態に係る半導体記憶装置は、上層部分にダイオードが形成された半導体基板と、 前記半導体基板上に設けられた第1絶縁膜と、前記第1絶縁膜上に設けられ、前記ダイオードに接続された第1導電膜と、前記第1導電膜上に設けられ、絶縁体及び電極膜が交互 に積層された積層体と、前記積層体を貫通し、前記第1導電膜に接続された半導体部材と 、前記電極膜と前記半導体部材との間に設けられた電荷蓄積部材と、を備える。

[0006]

実施形態に係る半導体記憶装置の製造方法は、半導体基板の上層部分にダイオードを形成する工程と、前記半導体基板上に第1絶縁膜を形成する工程と、前記第1絶縁膜上に前記ダイオードに接続される第1導電膜を形成する工程と、前記第1導電膜上に、第1絶縁材料膜及び第2絶縁材料膜を交互に形成することにより、積層体を形成する工程と、反応性イオンエッチングを施すことにより、前記積層体に前記第1導電膜まで到達するホールを形成する工程と、前記ホールの内面上に電荷蓄積部材を形成する工程と、前記電荷蓄積部材が形成された前記ホール内に、前記第1導電膜に接続される半導体部材を形成する工程と、前記半導体部材を形成した後、前記第2絶縁材料膜を電極膜に置換する工程と、を備える。

【図面の簡単な説明】

[0007]

- 【図1】第1の実施形態に係る半導体記憶装置を示す断面図である。
- 【図2】第1の実施形態に係る半導体記憶装置を示す断面図である。
- 【図3】第1の実施形態に係る半導体記憶装置を示す上面図である。
- 【図4】第1の実施形態に係る半導体記憶装置のメモリセルトランジスタ周辺を示す 断面図である。

【図5】第1の実施形態に係る半導体記憶装置のメモリセルトランジスタ周辺を示す 断面図である。

【図6】第1の実施形態に係る半導体記憶装置の製造方法を示す断面図である。

【図7】第1の実施形態に係る半導体記憶装置の製造方法を示す断面図である。

- 【図8】第1の実施形態に係る半導体記憶装置の製造方法を示す断面図である。
- 【図9】第1の実施形態に係る半導体記憶装置の製造方法を示す断面図である。
- 【図10】第1の実施形態に係る半導体記憶装置の製造方法を示す断面図である。
- 【図11】第2の実施形態に係る半導体記憶装置を示す断面図である。
- 【図12】第3の実施形態に係る半導体記憶装置を示す断面図である。
- 【図13】第3の実施形態に係る半導体記憶装置の製造方法を示す断面図である。
- 【図14】第3の実施形態に係る半導体記憶装置の製造方法を示す断面図である。 【発明を実施するための形態】

[0008]

(第1の実施形態)

以下、第1の実施形態について説明する。

- 図1及び図2は、本実施形態に係る半導体記憶装置を示す断面図である。
- 図3は、本実施形態に係る半導体記憶装置を示す上面図である。

図4及び図5は、本実施形態に係る半導体記憶装置のメモリセルトランジスタ周辺を示す断面図である。

なお、各図は模式的なものであり、適宜誇張及び省略して描かれている。例えば、各構成要素は実際よりも少なく且つ大きく描かれている。また、図間において、構成要素の数及び寸法比等は、必ずしも一致していない。

本実施形態に係る半導体記憶装置は、積層型のNANDフラッシュメモリである。

[0009]

図1に示すように、本実施形態に係る半導体記憶装置1においては、シリコン基板10が設けられている。シリコン基板10は、例えば、単結晶のシリコン(Si)により形成されている。

[0010]

図2に示すように、例えば、シリコン基板10の本体部分の導電形はp形である。そして、シリコン基板10の上層部分の一部には、n形ウェル11が形成されている。n形ウェル11の上層部分の一部には、p形ウェル12が形成されている。p形ウェル12の上層部分の一部には、n+形拡散層13が形成されている。n+形拡散層13のドナー濃度はn形ウェル11のドナー濃度よりも高い。

[0011]

シリコン基板10とn形ウェル11との界面にはダイオード21が形成され、p形ウェル12とn形ウェル11との界面にはダイオード22が形成され、p形ウェル12とn+形拡散層13との界面にはダイオード23が形成される。ダイオード21、ダイオード22及びダイオード23が直列に接続されることにより、双方向ダイオード20が形成される。シリコン基板10の上層部分の一部には、1つ又は複数の双方向ダイオード20が形成されている。

[0012]

シリコン基板10の上層部分には、拡散層15及びSTI(Shallow Trench Isolation:素子分離絶縁膜)16が形成されている。また、シリコン基板10の上層部分には、例えば、MOSFET(Metal-Oxide-Semiconductor Field-Effect Transistor:金属酸化物半導体電界効果トランジスタ)のソース・ドレイン層(図示せず)等も形成されている

[0013]

図1及び図2に示すように、シリコン基板10上には、ゲート絶縁層31が形成されており、その上には、絶縁膜32が形成されている。ゲート絶縁層31及び絶縁膜32は、例えば、シリコン酸化物(SiO)により形成されている。ゲート絶縁層31は、例えば、シリコン基板10を熱酸化することにより形成され、絶縁膜32は、例えば、TEOS(Tetraethyl orthosilicate: $Si(OC_2H_5)_4$)を原料としたCVD(Chemical Vapor Deposition:化学気相成長)法により形成されている。

[0014]

以下、本明細書においては、説明の便宜上、XYZ直交座標系を採用する。シリコン基板10の上面10aに対して平行で、且つ、相互に直交する2方向を「X方向」及び「Y方向」とし、シリコン基板10の上面10aに対して垂直な方向を「Z方向」とする。また、Z方向のうち、シリコン基板10から絶縁膜32に向かう方向を「上」ともいい、その逆方向を「下」ともいうが、この表現も便宜的なものであり、重力の方向とは無関係である。

[0015]

ゲート絶縁層31上であって絶縁膜32内には、ゲート電極33が設けられている。ソース・ドレイン層(図示せず)、ゲート絶縁層31及びゲート電極33により、MOSFET35が形成される。絶縁膜32内には、配線36及びプラグ37が形成されている。プラグ37の一部は配線36同士を接続し、プラグ37の他の一部は、配線36をシリコン基板10の拡散層15に接続する。MOSFET35、一部の配線36及び一部のプラグ37は、制御回路39を構成する。なお、制御回路39には、他の要素が含まれていてもよい。絶縁膜32内における最上段の配線36上には、プラグ40が設けられている。

[0016]

絶縁膜32上には、ソース電極膜41が設けられている。ソース電極膜41の形状は、 XY平面に沿って拡がる略平板状であり、後述するように、所定の形状にパターニングされている。ソース電極膜41においては、例えばタングステン(W)からなる金属層42 が設けられており、金属層42上には、例えば多結晶のシリコン(Si)からなるシリコ ン層43が設けられている。ソース電極膜41の周囲には、絶縁膜44が設けられている。 また、ソース電極膜41によって囲まれた領域には、Z方向においてソース電極膜41 を貫く絶縁膜45が設けられている。

[0017]

ソース電極膜41の下面の一部は、プラグ40に接している。これにより、ソース電極膜41の一部はプラグ40の上端に接続されている。プラグ40の下端は、最上段の配線36の一部に接続されている。この配線36は、プラグ37を介してより下段の配線36に接続されており、最下段の配線36の一部は、プラグ37を介してn+形拡散層13の上面に接続されている。これにより、ソース電極膜41の一部は、プラグ40、複数の配線36及び複数のプラグ37を介して、双方向ダイオード20の一端に接続されている。ソース電極膜41から双方向ダイオード20に至る電流経路は、制御回路39から絶縁されている。

[0018]

ソース電極膜41上には、積層体50が設けられている。積層体50においては、絶縁膜51及び電極膜52がZ方向に沿って交互に積層されている。絶縁膜51は例えばシリコン酸化物からなり、電極膜52は例えばタングステンからなる。また、積層体50の端部の形状は、電極膜52毎にテラスが形成された階段状である。なお、絶縁膜51に代わる絶縁体として、エアギャップが形成されていてもよい。

[0019]

積層体50内には、柱状部60が設けられている。柱状部60の形状は、中心軸がZ方向に延びる円柱形である。柱状部60の下部には、シリコン部材61が設けられており、シリコン部材61上には、シリコンピラー62が設けられている。シリコンピラー62の周囲には、メモリ膜63が設けられている。シリコンピラー62はシリコン部材61に接続されており、シリコン部材61はソース電極膜41に接続されている。

[0020]

図4及び図5に示すように、シリコンピラー62内には、シリコン酸化物からなるコア部材64が設けられている。メモリ膜63においては、内側、すなわち、シリコンピラー62側から外側に向かって、トンネル絶縁膜65、電荷蓄積膜66及びシリコン酸化層67がこの順に設けられている。一方、電極膜52の上面上、下面上及びシリコンピラー62に対向する側面上には、アルミニウム酸化層68が設けられている。シリコン酸化層67及びアルミニウム酸化層68により、ブロック絶縁膜69が構成されている。

[0021]

トンネル絶縁膜65は、通常は絶縁性であるが、半導体記憶装置1の駆動電圧の範囲内にある所定の電圧が印加されるとトンネル電流を流す膜であり、例えば、単層のシリコン酸化膜、又は、シリコン酸化層、シリコン窒化層及びシリコン酸化層がこの順に積層されたONO膜である。電荷蓄積膜66は電荷を蓄積する能力がある膜であり、例えば電子のトラップサイトを含む材料からなり、例えば、シリコン窒化物からなる。プロック絶縁膜69は、半導体記憶装置1の駆動電圧の範囲内で電圧が印加されても実質的に電流を流さない膜である。

[0022]

トンネル絶縁膜65、電荷蓄積膜66及びブロック絶縁膜69により、メモリ膜63が形成されている。メモリ膜63は、シリコンピラー62と電極膜52との間に配置されている。シリコン部材61、シリコンピラー62、メモリ膜63及びコア部材64により、柱状部60が構成されている。シリコンピラー62は、メモリ膜63によって、電極膜52から絶縁されている。シリコン部材61も、絶縁膜(図示せず)によって、電極膜52から絶縁されている。

[0023]

図1~図3に示すように、ソース電極膜41上及び絶縁膜44上における積層体50の周囲には、例えばシリコン酸化物からなる絶縁膜70が設けられている。絶縁膜70内には、積層体50を略囲むように、絶縁板71が設けられている。絶縁板71は積層体50から離隔している。絶縁板71は、ソース電極膜41を貫通し、絶縁膜32に到達している。また、積層体50内には、X方向に延びる複数枚の絶縁板72が設けられている。絶縁板72は、積層体50内には、X方向に延びる複数枚の絶縁板72が設けられている。絶縁板72は、積層体50における絶縁膜51及び電極膜52を貫通し、ソース電極膜41に到達している。絶縁板72によりY方向に分離された積層体50のそれぞれは、例えば、シリコン酸化物により形成されている。なお、絶縁板71と絶縁板72は、相互に連結していてもよい。また、絶縁板71の形状は、Z方向から見て積層体50を囲むような枠状であってもよい。但し、この場合も、絶縁板71は積層体50から離隔している。

[0024]

絶縁板71により、ソース電極膜41は、絶縁板71の内側に配置された中央部分41 a と、絶縁板71の外側に配置された周辺部分41 b とに分断されている。中央部分41 a と周辺部分41 b とは絶縁板71によって相互に絶縁されている。換言すれば、絶縁板71の下部は、中央部分41 a と周辺部分41 b の間に配置されている。中央部分41 a は、シリコン部材61を介してシリコンピラー62に接続されている。周辺部分41 b は、プラグ40、配線36及びプラグ37を介して双方向ダイオード20に接続されている

[0025]

積層体50上及び絶縁膜70上には、Y方向に延びるビット線75が設けられている。ビット線75はシリコンピラー62の上端に接続されている。積層体50上及び絶縁膜70上には、ビット線75を覆うように、絶縁膜76が設けられている。絶縁膜76内には、プラグ77が設けられている。制御回路39の配線36とプラグ77との間には、積層体50及びソース電極膜41によって囲まれた絶縁膜45を貫通するようにZ方向に延びる貫通ビア78が設けられている。貫通ビア78の周囲には、例えばシリコン酸化物からなる絶縁膜79が設けられている。貫通ビア78は絶縁膜79によって、電極膜52及びソース電極膜41から絶縁されている。プラグ77上には、上層配線80が設けられており、プラグ77に接続されている。

[0026]

図2及び図3に示すように、絶縁膜70内には、コンタクト81~83が設けられている。コンタクト81の下端は電極膜52に接続されており、上端は上層配線の一部(図示せず)に接続されている。コンタクト82の下端はソース電極膜41に接続されており、上端は上層配線の他の一部(図示せず)に接続されている。コンタクト83の下端はシリ

コン基板 1 0 の拡散層 1 5 等に接続されており、上端は上層配線の更に他の一部(図示せず)に接続されている。

[0027]

本実施形態に係る半導体記憶装置1においては、電極膜52とシリコンピラー62との交差部分毎に、メモリセル59が形成される。メモリセル59のチャネルはシリコンピラー62であり、ゲート絶縁膜はトンネル絶縁膜65及びブロック絶縁膜69であり、ゲートは電極膜52であり、電荷蓄積部材は電荷蓄積膜66である。そして、制御回路39が、ソース電極膜41、ビット線75及び各電極膜52の電位を制御することにより、シリコンピラー62から電荷蓄積膜66に電荷を注入したり、電荷蓄積膜66からシリコンピラー62に電荷を排出したりする。これにより、メモリセル59の閾値電圧を変化させ、データを記憶する。

[0028]

次に、本実施形態に係る半導体記憶装置の製造方法について説明する。

図6~図10は、本実施形態に係る半導体記憶装置の製造方法を示す断面図である。 【0029】

先ず、図6及び図2に示すように、シリコン基板10の上層部分に、n形ウェル11、p形ウェル12、n+形拡散層13、拡散層15及びSTI16等を形成する。これにより、シリコン基板10の上層部分の一部に、双方向ダイオード20が形成される。

[0030]

次に、熱酸化処理を施すことにより、シリコン基板100上面10aにゲート絶縁層31を形成する。次に、例えばTEOSを原料としたCVD法を繰り返して絶縁膜32を形成しつつ、ゲート電極33、プラグ37、配線36及びプラグ40を形成する。これにより、シリコン基板100上層部分及び絶縁膜32内に、制御回路39が形成される。このとき、プラグ40は、一部のプラグ37及び一部の配線36を介して、n+形拡散層13に接続される。

[0031]

次に、絶縁膜32上に金属層42を形成し、その上にシリコン層43を堆積することにより、ソース電極膜41を形成する。次に、ソース電極膜41をパターニングして、ソース電極膜41の周囲に絶縁膜44を形成すると共に、ソース電極膜41によって囲まれた領域に絶縁膜45を形成する。

[0032]

次に、ソース電極膜 4 1、絶縁膜 4 4 及び絶縁膜 4 5 上に、シリコン酸化物からなる絶縁膜 5 1 とシリコン窒化物(8 i N)からなる絶縁性の犠牲膜 9 1 を交互に堆積させて、積層体 5 0 を形成する。なお、犠牲膜 9 1 の材料はシリコン窒化物には限定されないが、絶縁性であって絶縁膜 5 1 との間でエッチング選択比がとれる材料とする。次に、積層体 5 0 の端部を、犠牲膜 9 1 毎にテラスが形成された階段状に加工する。次に、シリコン酸化物を堆積させることにより、積層体 5 0 の周囲に絶縁膜 7 0 を形成する。

[0033]

次に、図7に示すように、積層体50上及び絶縁膜70上にマスクパターン92を形成する。次に、マスクパターン92をマスクとして、反応性イオンエッチング(Reactive I on Etching: RIE)を施す。具体的には、エッチングガスをプラズマ化することにより、エッチング種を陽イオンとし、電界を印加して陽イオンを加速し、マスクパターン92を介して積層体50に選択的に衝突させる。これにより、積層体50にメモリホール93が形成される。このとき、積層体50は、絶縁性材料、すなわち、シリコン酸化物及びシリコン窒化物から形成されているため、メモリホール93内には、エッチング種の陽イオンに由来する正の電荷が蓄積される。一方、この段階の中間構造体の外表面上には、負電荷が蓄積される。なお、図7においては、正電荷を「+」を円で囲んだ記号で表し、負電荷を「一」を円で囲んだ記号で表している。

[0034]

そして、図8に示すように、メモリホール93がソース電極膜41に到達すると、メモ

リホール93内に蓄積されていた正電荷はソース電極膜41に移動し、更に、図8に経路 Eとして示すように、プラグ40、配線36、プラグ37を経由して、n+形拡散層13 に流入する。これにより、双方向ダイオード20のダイオード23及びダイオード21が 降伏し、正電荷は双方向ダイオード20を介してシリコン基板10内に流入し、シリコン 基板10を介して外部に排出される。この結果、絶縁膜32内におけるアーキングを防止 することができる。

[0035]

次に、図9、図4及び図5に示すように、メモリホール93の下部内において、シリコン層43を起点としてシリコンをエピタキシャル成長させることにより、シリコン部材61を形成する。次に、シリコン部材61上において、メモリホール93の内面上にシリコン酸化層67、電荷蓄積膜66、トンネル絶縁膜65、シリコンピラー62及びコア部材64を形成する。シリコンピラー62は、シリコン部材61を介して、ソース電極膜41に接続される。次に、積層体50、絶縁膜45、絶縁膜32の上部を貫通し、配線36の一部に到達するように、貫通ビアホール94を形成する。次に、貫通ビアホール94の内面上に絶縁膜79を形成し、絶縁膜79の内面上に貫通ビア78を形成する。貫通ビア78は配線36に接続される。

[0036]

次に、図10及び図3に示すように、絶縁膜70及びソース電極膜41を貫くように、スリット95を形成すると共に、積層体50を貫くように、スリット96を形成する。スリット95により、ソース電極膜41が、中央部分41aと周辺部分41bとに分断される。プラグ40は周辺部分41bのみに接続されているため、この分断により、中央部分41aがシリコン基板10から絶縁される。次に、スリット96を介してウェットエッチングを施し、犠牲膜91(図9参照)を除去する。この結果、犠牲膜91を除去したあとにスペース97が形成される。

[0037]

次に、図1、図4及び図5に示すように、スペース97の内面上に、スリット96を介してアルミニウム酸化層68を形成する。アルミニウム酸化層68はシリコン酸化層67に接触し、シリコン酸化層67と共にブロック絶縁膜69を形成する。トンネル絶縁膜65、電荷蓄積膜66及びブロック絶縁膜69により、メモリ膜63が形成される。次に、スリット96を介して、スペース97の内面上にバリアメタル層(図示せず)を形成し、その後、スペース97内にタングステン等の導電材料を埋め込んで、電極膜52を形成する。次に、エッチングを施すことにより、電極膜52及びアルミニウム酸化層68のうち、スリット95内及びスリット96内に形成された部分を除去する。次に、スリット95内及びスリット96内に形成された部分を除去する。次に、スリット95内及びスリット96内に絶縁板72(図3参照)を形成する。

[0038]

次に、図1に示すように、積層体50上及び絶縁膜70上に、Y方向に延びるビット線75を形成し、シリコンピラー62に接続する。また、積層体50上及び絶縁膜70上に絶縁膜76を形成すると共に、絶縁膜76内にプラグ77及び上層配線80を形成する。上層配線80はプラグ77を介して貫通ビア78に接続する。このようにして、本実施形態に係る半導体記憶装置1が製造される。

[0039]

次に、本実施形態の効果について説明する。

本実施形態においては、図6に示すように、シリコン基板10の上層部分に双方向ダイオード20を形成する。また、絶縁膜32上にソース電極膜41を形成したときに、ソース電極膜41が、プラグ40、配線36及びプラグ37を介して、双方向ダイオード20に接続されるようにする。これにより、図8に示すように、メモリホール93がソース電極膜41に到達したときに、メモリホール93内に蓄積された正電荷によって双方向ダイオード20が降伏し、この正電荷が、ソース電極膜41、プラグ40、配線36、プラグ37、n+形拡散層13、p形ウェル12及びn形ウェル11を介してシリコン基板10

に流れ、外部に放出される。これにより、絶縁膜32内におけるアーキングを防止し、絶縁膜32が破壊されることを回避できる。

[0040]

また、図10に示すように、スリット95を形成することにより、ソース電極膜41を中央部分41aと周辺部分41bとに分断する。この結果、図1に示す完成後の半導体記憶装置1において、シリコンピラー62が接続されるソース電極膜41の中央部分41aを、シリコン基板10から確実に絶縁することができると共に、ソース電極膜41の寄生容量が減少する。この結果、半導体記憶装置1の動作が安定化且つ高速化する。

[0041]

(第2の実施形態)

次に、第2の実施形態について説明する。

図11は、本実施形態に係る半導体記憶装置を示す断面図である。

[0042]

図11に示すように、本実施形態に係る半導体記憶装置2は、前述の第1の実施形態に係る半導体記憶装置1(図1~図5参照)と比較して、絶縁板71が設けられていない点が異なっている。なお、半導体記憶装置2においても、絶縁板72(図3参照)は設けられている。

[0043]

半導体記憶装置2は、図10に示す工程において、スリット96 (図3参照) のみを形成し、スリット95を形成しないことにより、製造することができる。

[0044]

本実施形態によっても、前述の第1の実施形態と同様に、メモリホール93(図7参照)内に蓄積された正電荷が、ソース電極膜41、プラグ40、配線36及びプラグ37を介して双方向ダイオード20に流れ、双方向ダイオード20を降伏させて、シリコン基板10を介して外部に排出される。この結果、絶縁膜32が破壊されることを回避できる。

[0045]

また、本実施形態に係る半導体記憶装置2においては、ソース電極膜41は絶縁板71 (図1及び図3参照)によって分断されていないが、ソース電極膜41とシリコン基板10との間には双方向ダイオード20が介在しているため、所定の電位差の範囲内で、ソース電極膜41をシリコン基板10から電気的に独立に駆動することができる。

本実施形態における上記以外の構成、製造方法及び効果は、前述の第1の実施形態と同様である。

[0046]

(第3の実施形態)

次に、第3の実施形態について説明する。

図12は、本実施形態に係る半導体記憶装置を示す断面図である。

[0047]

図12に示すように、本実施形態に係る半導体記憶装置3においては、前述の第1の実施形態に係る半導体記憶装置1(図1~図5参照)の構成に加えて、導電性のポリシリコンからなるシリコン膜54、絶縁膜55及びプラグ56が設けられている。また、絶縁板71によってソース電極膜41は分断されておらず、シリコン膜54が分断されている。更に、シリコン部材61(図1参照)は設けられておらず、シリコンピラー62はソース電極膜41に直接接続されている。

[0048]

以下、詳細に説明する。

シリコン膜54は、ソース電極膜41と積層体50との間に配置されており、その形状は、XY平面に沿って拡がる略平板状である。絶縁膜55は、ソース電極膜41とシリコン膜54との間に配置されている。プラグ56は、絶縁膜55及びソース電極膜41のシリコン層43を貫通し、その下端はソース電極膜41の金属層42に接し、その上端はシリコン膜54に接している。これにより、シリコン膜54の一部は、プラグ56を介して

ソース電極膜41に接続されている。第1の実施形態と同様に、ソース電極膜41はプラグ40を介して双方向ダイオード20に接続されている。従って、シリコン膜54の一部はシリコン基板10の上層部分の一部に形成された双方向ダイオード20に接続されている。シリコン膜54から双方向ダイオード20に至る電流経路は、制御回路39から絶縁されている。絶縁膜44は、ソース電極膜41、絶縁膜55及びシリコン膜54からなる積層体の周囲に設けられている。絶縁膜45は、この積層体をZ方向に貫いている。

[0049]

また、絶縁板71及び絶縁板72(図3参照)は、Z方向においてシリコン膜54を貫通しているが、ソース電極膜41は貫通していない。このため、絶縁板71によって、シリコン膜54は中央部分54aと周辺部分54bに分断されているが、ソース電極膜41は分断されていない。プラグ56は、シリコン膜54の周辺部分54bに接続されている。また、前述の第1の実施形態と同様に、積層体50をY方向に複数のブロックに分離する絶縁板72は、例えば、ともにシリコン膜54を貫通する絶縁板71と相互に連結されて、積層体50の下方に位置するシリコン膜54の中央部分54aを、Y方向に並ぶ複数のブロック間で分離させる。

[0050]

柱状部60において、シリコン部材61は設けられておらず、シリコンピラー62の下端がソース電極膜41に接している。シリコンピラー62はシリコン膜54の中央部分54aを貫いており、アルミニウム酸化層68を除くメモリ膜63によって、シリコン膜54から絶縁されている。シリコン膜54の中央部分54aは、シリコンピラー62に対して、最下段のゲート電極、例えば、シリコンピラー62の導通/非導通をブロック毎に切り替えるセレクトゲートとして機能する。

[0051]

次に、本実施形態に係る半導体記憶装置の製造方法について説明する。

図13及び図14は、本実施形態に係る半導体記憶装置の製造方法を示す断面図である

[0052]

先ず、図13に示すように、前述の第1の実施形態と同様な方法により、シリコン基板 10からソース電極膜41までの構造体を作製する。

[0.053]

次に、ソース電極膜41上に絶縁膜55を形成すると共に、絶縁膜55及びソース電極膜41のシリコン層43内にプラグ56を形成し、その上にシリコン膜54を形成する。次に、シリコン膜54及び絶縁膜55をパターニングし、ソース電極膜41、シリコン膜54及び絶縁膜55からなる積層体の周囲に絶縁膜44を形成すると共に、この積層体によって囲まれた領域に絶縁膜45を形成する。

[0054]

次に、シリコン膜54上に、シリコン酸化物からなる絶縁膜51及びシリコン窒化物からなる犠牲膜91を交互に堆積させて、積層体50を形成する。次に、積層体50の周囲に絶縁膜70を形成する。次に、積層体50上及び絶縁膜70上にマスクパターン92を形成する。次に、マスクパターン92をマスクとし、シリコン膜54をエッチングストッパとしてRIEを施し、積層体50にメモリホール93を形成する。RIEの条件は、シリコン酸化物及びシリコン窒化物が効率よくエッチングされるような条件とする。このとき、第1の実施形態と同様に、メモリホール93内に正電荷が蓄積される。

[0055]

そして、メモリホール93がシリコン膜54に到達すると、エッチング速度が低下する。これにより、メモリホール93の下端の位置が揃う。このとき、メモリホール93内に蓄積された正電荷がシリコン膜54に移動する。そして、経路Eで示すように、プラグ56を介してソース電極膜41に移動し、プラグ40、配線36及びプラグ37を介してn+形拡散層13に移動し、双方向ダイオード20を降伏させて、シリコン基板10に移動する。そして、シリコン基板10を介して外部に排出される。これにより、絶縁膜55及

び絶縁膜32におけるアーキングを防止できる。

[0056]

次に、図14に示すように、RIEの条件をシリコンが効率よくエッチングされるような条件に変更して、RIEを継続する。これにより、メモリホール93が絶縁膜55に到達する。次に、RIEの条件をシリコン酸化物が効率よくエッチングされるような条件に変更して、RIEを継続する。これにより、メモリホール93がソース電極膜41のシリコン層43に到達する。ここで、RIEを終了する。

[0057]

次に、図12、図4及び図5に示すように、メモリホール93の内面上にシリコン酸化層67、電荷蓄積膜66、トンネル絶縁膜65、シリコンピラー62及びコア部材64を形成する。シリコンピラー62はシリコン層43に接続される。次に、絶縁膜79及び貫通ビア78を形成する。

[0058]

次に、図12及び図3に示すように、シリコン膜54を一旦エッチングストッパとして利用しつつ、絶縁膜70と積層体50及びこれらの下方をエッチングして、スリット95及び96を略均等な深さで形成する。スリット95及び96は、例えば、1つのマスクパターンをマスクとしたエッチングによって同時に形成することができる。このとき、スリット95及び96には、シリコン膜54を貫通させるが、ソース電極膜41は貫通させない。これにより、シリコン膜54は、スリット95により、中央部分54aと周辺部分54bとに分断される。シリコンピラー62は中央部分54aによって囲まれており、プラグ56は周辺部分54bのみに接続されているため、シリコン膜54を分断することにより、最下段のゲート電極として機能するシリコン膜54の中央部分54aを、ソース電極膜41から絶縁することができる。以後の製造方法は、前述の第1の実施形態と同様である。

[0059]

次に、本実施形態の効果について説明する。

本実施形態においても、前述の第1の実施形態と同様に、シリコン基板10の上層部分に双方向ダイオード20を形成し、ソース電極膜41をプラグ40、配線36及びプラグ37を介して、双方向ダイオード20に接続している。また、シリコン膜54をプラグ56を介してソース電極膜41に接続している。これにより、図13に示すように、メモリホール93がシリコン膜54に到達したときに、双方向ダイオード20が降伏し、メモリホール93内に蓄積された正電荷が、シリコン膜54、プラグ56、ソース電極膜41、プラグ40、配線36、プラグ37、n+形拡散層13、p形ウェル12及びn形ウェル11を介してシリコン基板10に流れ、外部に放出される。これにより、絶縁膜55内及び絶縁膜32内におけるアーキングを防止し、絶縁膜55及び絶縁膜32が破壊されることを回避できる。

[0060]

また、図12に示すように、スリット95を形成することにより、シリコン膜54を中央部分54aと周辺部分54bとに分断する。この結果、完成後の半導体記憶装置3において、シリコンピラー62に対して最下段のゲート電極として機能する中央部分54aを、ソース電極膜41から確実に絶縁することができる。これにより、中央部分54aとソース電極膜41を電気的に独立して駆動することができる。また、中央部分54aの寄生容量が減少する。

[0061]

更に、ソース電極膜41とシリコン基板10との間には双方向ダイオード20が介在しているため、所定の電位差の範囲内で、ソース電極膜41をシリコン基板10から電気的に独立して駆動することができる。

本実施形態における上記以外の構成、製造方法及び効果は、前述の第1の実施形態と同様である。

[0062]

以上説明した実施形態によれば、小型化が可能な半導体記憶装置及びその製造方法を実現することができる。

[0063]

以上、本発明のいくつかの実施形態を説明したが、これらの実施形態は、例として提示したものであり、発明の範囲を限定することは意図していない。これら新規な実施形態は、その他の様々な形態で実施されることが可能であり、発明の要旨を逸脱しない範囲で、種々の省略、置き換え、変更を行うことができる。これら実施形態やその変形は、発明の範囲や要旨に含まれるとともに、特許請求の範囲に記載された発明及びその等価物の範囲に含まれる。

【符号の説明】

[0064]

- 1、2、3:半導体記憶装置
- 10:シリコン基板
- 10a:上面
- 11:n形ウェル
- 12:p形ウェル
- 13:n+形拡散層
- 15:拡散層
- 16 : STI
- 20:双方向ダイオード
- 21、22、23:ダイオード
- 31:ゲート絶縁層
- 32: 絶縁膜
- 33:ゲート電極
- 36:配線
- 37:プラグ
- 39:制御回路
- 40:プラグ
- 41:ソース電極膜
- 4 1 a:中央部分
- 4 1 b:周辺部分
- 42: 金属層
- 43:シリコン層
- 44、45: 絶縁膜
- 50:積層体
- 51: 絶縁膜
- 52:電極膜
- 54:シリコン膜
- 5 4 a:中央部分
- 5 4 b:周辺部分
- 55: 絶縁膜
- 56:プラグ
- 59:メモリセル
- 60:柱状部
- 61:シリコン部材
- 62:シリコンピラー
- 63:メモリ膜
- 64:コア部材
- 65:トンネル絶縁膜
- 66:電荷蓄積膜

- 67:シリコン酸化層
- 68:アルミニウム酸化層
- 69:ブロック絶縁膜
- 70: 絶縁膜
- 71、72:絶縁板
- 75:ビット線
- 76: 絶縁膜
- 77:プラグ
- 78: 貫通ビア 79: 絶縁膜
- 80:上層配線
- 81、82、83:コンタクト
- 91:犠牲膜
- 92:マスクパターン
- 93:メモリホール
- 94: 貫通ビアホール
- 95、96:スリット
- 97:スペース
- E:経路

【書類名】特許請求の範囲

【請求項1】

上層部分にダイオードが形成された半導体基板と、

前記半導体基板上に設けられた第1絶縁膜と、

前記第1絶縁膜上に設けられ、前記ダイオードに接続された第1導電膜と、

前記第1導電膜上に設けられ、絶縁体及び電極膜が交互に積層された積層体と、

前記積層体を貫通し、前記第1導電膜に接続された半導体部材と、

前記電極膜と前記半導体部材との間に設けられた電荷蓄積部材と、

を備えた半導体記憶装置。

【請求項2】

前記ダイオードと前記第1導電膜との間に接続された第1プラグをさらに備え、 前記第1導電膜は、

前記半導体部材に接続された第1部分と、

前記第1プラグに接続され、前記第1部分から絶縁された第2部分と、

を有する請求項1記載の半導体記憶装置。

【請求項3】

前記第1導電膜と前記積層体との間に設けられた第2導電膜と、

前記第1導電膜と前記第2導電膜との間に設けられた第2絶縁膜と、

前記ダイオードと前記第1導電膜との間に接続された第1プラグと、

前記第1導電膜と前記第2導電膜との間に接続された第2プラグと、

をさらに備え、

前記第2導電膜は、

前記半導体部材を囲む第1部分と、

前記第2プラグに接続され、前記第1部分から絶縁された第2部分と、

を有する請求項1記載の半導体記憶装置。

【請求項4】

半導体基板の上層部分にダイオードを形成する工程と、

前記半導体基板上に第1絶縁膜を形成する工程と、

前記第1絶縁膜上に前記ダイオードに接続される第1導電膜を形成する工程と、

前記第1導電膜上に、第1絶縁材料膜及び第2絶縁材料膜を交互に形成することにより、積層体を形成する工程と、

反応性イオンエッチングを施すことにより、前記積層体に前記第1導電膜まで到達するホールを形成する工程と、

前記ホールの内面上に電荷蓄積部材を形成する工程と、

前記電荷蓄積部材が形成された前記ホール内に、前記第1導電膜に接続される半導体部 材を形成する工程と、

前記半導体部材を形成した後、前記第2絶縁材料膜を電極膜に置換する工程と、

を備えた半導体記憶装置の製造方法。

【請求項5】

前記第1絶縁膜を形成する工程は、前記第1絶縁膜内に、前記ダイオードと前記第1導電膜との間に接続されるプラグを形成する工程を有し、

前記ホールを形成した後、前記第1導電膜を、前記半導体部材に接続された第1部分と前記プラグに接続された第2部分とに分割する工程をさらに備えた請求項4記載の半導体記憶装置の製造方法。


【書類名】要約書


【要約】


【課題】小型化が可能な半導体記憶装置及びその製造方法を提供する。


【解決手段】半導体記憶装置1は、上層部分にダイオード20が形成された半導体基板10と、前記半導体基板10上に設けられた第1絶縁膜32と、前記第1絶縁膜32上に設けられ、前記ダイオード20に接続された導電膜41と、前記導電膜41上に設けられ、絶縁膜51及び電極膜52が交互に積層された積層体50と、前記積層体50を貫通し、前記導電膜41に接続された半導体部材62と、前記電極膜52と前記半導体部材62との間に設けられた電荷蓄積部材66と、を備える。


【選択図】図2






































【書類名】 出願人名義変更届(一般承継)

【提出日】平成30年 9月 5日【あて先】特許庁長官殿

【事件の表示】

【出願番号】 特願2017-247987

【承継人】

【識別番号】 318010018

【氏名又は名称】 東芝メモリ株式会社

【承継人代理人】

【識別番号】 100108062

【弁理士】

【氏名又は名称】 日向寺 雅彦

【提出物件の目録】

【物件名】 閉鎖事項全部証明書 1

【援用の表示】 同日付で提出いたしました特願2014-201807号に関す

る出願人名義変更届(一般承継)に添付のものを援用し省略致し

ます。

【物件名】 委任状 1

【援用の表示】 同日付で提出いたしました特願2014-201807号に関す

る出願人名義変更届(一般承継)に添付のものを援用し省略致し

ます。

出願人履歷

317006041

20170411

新規登録

東京都港区芝浦一丁目1番1号 東芝メモリ株式会社 318010018

20180705 新規登録

東京都千代田区丸の内一丁目1番1号 パレスビル5階 株式会社Pangea 318010018 20180801 名称変更 住所変更

東京都港区芝浦一丁目1番1号 東芝メモリ株式会社

DECLARATION (37 CFR 1.63) FOR UTILITY OR DESIGN APPLICATION USING AN APPLICATION DATA SHEET (37 CFR 1.76) AND ASSIGNMENT FOR SINGLE ASSIGNEE

Title of SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR Invention MANUFACTURING SAME			
WANDFACTORING SAME			
As the below named inventor, I hereby declare that:			
This declaration The attached application, or			
is directed to: United States application or PCT international application number 16/129,082 filed on September 12, 2018			
The above-identified application was made or authorized to be made by me.			
I believe that I am the original inventor or an original joint inventor of a claimed invention in the application.			
WHEREAS, TOSHIBA MEMORY CORPORATION			
(hereinafter referred to as "ASSIGNEE") having places of business at: <u>1-1. Shibaura 1-chome. Minato-ku. Tokyo.</u> <u>Japan</u> , is desirous of acquiring the entire right, title and interest in and to said invention and in and to any Letters Patent that may be granted therefore in the United States and its territorial possessions and in any and all foreign countries;			
NOW, THEREFORE, in consideration of the sum of FIVE DOLLARS (\$5.00), the receipt whereof is hereby acknowledged, and for other good and valuable consideration, I, by these presents do sell, assign and transfer unto said ASSIGNEE, the full and exclusive right to the said invention in the United States and its territorial possessions and in all foreign countries (including the right to claim priority under the terms of the International Convention and other relevant International Treaties and Arrangements from the aforesaid application) and the entire right, title and interest in and to any and all Letters Patent which may be granted therefor in the United States and its territorial possessions and in any and all foreign countries and in and to any and all divisions, reissues, continuations, substitutions and renewals thereof.			
I hereby authorize and request the Patent Office Officials in the United States and its territorial possessions and any and all foreign countries to issue any and all of said Letters Patent, when granted, to said ASSIGNEE as the assignee of my entire right, title and interest in and to the same, for the sole use and behoof of said ASSIGNEE, its (his) successors and assigns, to the full end of the term for which said Letters Patent may be granted, as fully and entirely as the same would have been held by me had this Assignment and sale not been made.			
Further, I agree that I will communicate to said ASSIGNEE or its (his) representatives any facts known to me respecting said invention, and testify in any legal proceeding, sign all lawful papers, execute all divisional, continuation, substitute, renewal and reissue applications, execute all necessary assignment papers to cause any and all of said Letters Patent to be issued to said ASSIGNEE, make all rightful oaths, and, generally do everything possible to aid said ASSIGNEE, its (his) successors and assigns, to obtain and enforce proper protection for said invention in the United States and its territorial possessions and in any and all foreign countries.			
I hereby acknowledge that any willful false statement made in this declaration is punishable under 18 U.S.C. 1001 by fine or imprisonment of not more than five (5) years, or both.			
LEGAL NAME OF INVENTOR			
Inventor: Jun FUJIKI Date: Oct. 25, 20(8			
Signature: Jun Variki			

OBLON, McCLELLAND, MAIER & NEUSTADT, L.L.P.
ATTORNEYS AT LAW
1940 DUKE STREET
ALEXANDRIA, VIRGINIA 22314

DECLARATION (37 CFR 1.63) FOR UTILITY OR DESIGN APPLICATION USING AN APPLICATION DATA SHEET (37 CFR 1.76) AND ASSIGNMENT FOR SINGLE ASSIGNEE

Title of SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING SAME
As the below named inventor, I hereby declare that:
This declaration The attached application, or
is directed to: United States application or PCT international application number 16/129,082 filed on September 12, 2018 .
The above-identified application was made or authorized to be made by me.
I believe that I am the original inventor or an original joint inventor of a claimed invention in the application.
WHEREAS, TOSHIBA MEMORY CORPORATION
(hereinafter referred to as "ASSIGNEE") having places of business at: 1-1, Shibaura 1-chome, Minato-ku, Tokyo, Japan, is desirous of acquiring the entire right, title and interest in and to said invention and in and to any Letters Patent that may be granted therefore in the United States and its territorial possessions and in any and all foreign countries;
NOW, THEREFORE, in consideration of the sum of FIVE DOLLARS (\$5.00), the receipt whereof is hereby acknowledged, and for other good and valuable consideration, I, by these presents do sell, assign and transfer unto said ASSIGNEE, the full and exclusive right to the said invention in the United States and its territorial possessions and in all foreign countries (including the right to claim priority under the terms of the International Convention and other relevant International Treaties and Arrangements from the aforesaid application) and the entire right, title and interest in and to any and all Letters Patent which may be granted therefor in the United States and its territorial possessions and in any and all foreign countries and in and to any and all divisions, reissues, continuations, substitutions and renewals thereof.
I hereby anthorize and request the Patent Office Officials in the United States and its territorial possessions and any and all foreign countries to issue any and all of said Letters Patent, when granted, to said ASSIGNER as the assignee of my entire right, title and interest in and to the same, for the sole use and behoof of said ASSIGNER, its (his) successors and assigns, to the full end of the term for which said Letters Patent may be granted, as fully and entirely as the same would have been held by me had this Assignment and sale not been made.
Further, I agree that I will communicate to said ASSIGNEE or its (his) representatives any facts known to me respecting said invention, and testify in any legal proceeding, sign all lawful papers, execute all divisional, continuation, substitute, renewal and reissue applications, execute all necessary assignment papers to cause any and all of said Letters Patent to be issued to said ASSIGNEE, make all rightful oaths, and, generally do everything possible to aid said ASSIGNEE, its (his) successors and assigns, to obtain and enforce proper protection for said invention in the United States and its territorial possessions and in any and all foreign countries.
I hereby acknowledge that any willful false statement made in this declaration is punishable under 18 U.S.C. 1001 by fine or imprisonment of not more than five (5) years, or both.
LEGAL NAME OF INVENTOR
Inventor: Shinya ARAI Date: Dct. 4, 20/8
Signature: Shinge acció

OBLON, McCLELLAND, MAIER & NEUSTADT, L.L.P.
ATTORNEYS AT LAW
1940 DUKE STREET
ALEXANDRIA, VIRGINIA 22314

DECLARATION (37 CFR 1.63) FOR UTILITY OR DESIGN APPLICATION USING AN APPLICATION DATA SHEET (37 CFR 1.76) AND ASSIGNMENT FOR SINGLE ASSIGNEE

Title of SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING SAME
As the below named inventor, I hereby declare that:
This declaration The attached application, or
is directed to: United States application or PCT international application number 16/129,082 filed on September 12, 2018
The above-identified application was made or authorized to be made by me.
I believe that I am the original inventor or an original joint inventor of a claimed invention in the application.
WHEREAS, TOSHIBA MEMORY CORPORATION
(hereinafter referred to as "ASSIGNEE") having places of business at: 1-1. Shibaura 1-chome. Minato-ku, Tokyo, Japan, is desirous of acquiring the entire right, title and interest in and to said invention and in and to any Letters Patent that may be granted therefore in the United States and its territorial possessions and in any and all foreign countries;
NOW, THEREFORE, in consideration of the sum of FIVE DOLLARS (\$5.00), the receipt whereof is hereby acknowledged, and for other good and valuable consideration, I, by these presents do sell, assign and transfer unto said ASSIGNEE, the full and exclusive right to the said invention in the United States and its territorial possessions and in all foreign countries (including the right to claim priority under the terms of the International Convention and other relevant International Treaties and Arrangements from the aforesaid application) and the entire right, title and interest in and to any and all Letters Patent which may be granted therefor in the United States and its territorial possessions and in any and all foreign countries and in and to any and all divisions, reissues, continuations, substitutions and renewals thereof.
I hereby authorize and request the Patent Office Officials in the United States and its territorial possessions and any and all foreign countries to issue any and all of said Letters Patent, when granted, to said ASSIGNEE as the assignee of my entire right, title and interest in and to the same, for the sole use and behoof of said ASSIGNEE, its (his) successors and assigns, to the full end of the term for which said Letters Patent may be granted, as fully and entirely as the same would have been held by me had this Assignment and sale not been made.
Further, I agree that I will communicate to said ASSIGNEE or its (his) representatives any facts known to me respecting said invention, and testify in any legal proceeding, sign all lawful papers, execute all divisional, continuation, substitute, renewal and reissue applications, execute all necessary assignment papers to cause any and all of said Letters Patent to be issued to said ASSIGNEE, make all rightful oaths, and, generally do everything possible to aid said ASSIGNEE, its (his) successors and assigns, to obtain and enforce proper protection for said invention in the United States and its territorial possessions and in any and all foreign countries.
I hereby acknowledge that any willful false statement made in this declaration is punishable under 18 U.S.C. 1001 by fine or imprisonment of not more than five (5) years, or both.
LEGAL NAME OF INVENTOR
Inventor: Kotaro FUJII Date: Oct . 4. 20 8
Signature: kokako Yuji

OBLON, McCLELLAND, MAIER & NEUSTADT, L.L.P.
ATTORNEYS AT LAW
1940 DUKE STREET
ALEXANDRIA, VIRGINIA 22314

Electronic Acknowledgement Receipt				
EFS ID:	34188286			
Application Number:	16129082			
International Application Number:				
Confirmation Number:	1059			
Title of Invention:	SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING SAME			
First Named Inventor/Applicant Name:	Jun FUJIKI			
Customer Number:	22850			
Filer:	Philippe Jean-Claude Signore/Connor Paul			
Filer Authorized By:	Philippe Jean-Claude Signore			
Attorney Docket Number:	516693US			
Receipt Date:	01-NOV-2018			
Filing Date:	12-SEP-2018			
Time Stamp:	16:14:54			
Application Type:	Utility under 35 USC 111(a)			

Payment information:

|--|

File Listing:

Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)
			218284		
1	Oath or Declaration filed	Dec-Assignment.pdf	7ea46bc52be67300e7c83ac33424f7b2bff2 7444	no	3

Information:	
Total Files Size (in bytes):	218284

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.



22850

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS PO. Box 1450 Alexandria, Vrignia 22313-1450 www.uspto.gov

APPLICATION NUMBER

FILING OR 371(C) DATE

FIRST NAMED APPLICANT

ATTY. DOCKET NO./TITLE 516693US

16/129,082

09/12/2018

Jun FUJIKI

CONFIRMATION NO. 1059

OBLON, MCCLELLAND, MAIER & NEUSTADT, L.L.P.

1940 DUKE STREET ALEXANDRIA, VA 22314 **PUBLICATION NOTICE**

Title:SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING SAME

Publication No.US-2019-0198524-A1

Publication Date:06/27/2019

NOTICE OF PUBLICATION OF APPLICATION

The above-identified application will be electronically published as a patent application publication pursuant to 37 CFR 1.211, et seq. The patent application publication number and publication date are set forth above.

The publication may be accessed through the USPTO's publically available Searchable Databases via the Internet at www.uspto.gov. The direct link to access the publication is currently http://www.uspto.gov/patft/.

The publication process established by the Office does not provide for mailing a copy of the publication to applicant. A copy of the publication may be obtained from the Office upon payment of the appropriate fee set forth in 37 CFR 1.19(a)(1). Orders for copies of patent application publications are handled by the USPTO's Public Records Division. The Public Records Division can be reached by telephone at (571) 272-3150 or (800) 972-6382, by facsimile at (571) 273-3250, by mail addressed to the United States Patent and Trademark Office, Public Records Division, Alexandria, VA 22313-1450 or via the Internet.

In addition, information on the status of the application, including the mailing date of Office actions and the dates of receipt of correspondence filed in the Office, may also be accessed via the Internet through the Patent Electronic Business Center at www.uspto.gov using the public side of the Patent Application Information and Retrieval (PAIR) system. The direct link to access this status information is currently https://portal.uspto.gov/pair/PublicPair. Prior to publication, such status information is confidential and may only be obtained by applicant using the private side of PAIR.

Further assistance in electronically accessing the publication, or about PAIR, is available by calling the Patent Electronic Business Center at 1-866-217-9197.

Office of Data Managment, Application Assistance Unit (571) 272-4000, or (571) 272-4200, or 1-888-786-0101

page 1 of 1

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
16/129,082	09/12/2018	Jun FUJIKI	516693US	1059
	7590 07/22/201 LELLAND, MAIER &		EXAM	IINER
1940 DUKE ST ALEXANDRIA	TREET	CNEGGIADI, E.E.I.	REIDA, MO	OLLY KAY
	-, · · · · · · ·		ART UNIT	PAPER NUMBER
			2816	
			NOTIFICATION DATE	DELIVERY MODE
			07/22/2019	ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

OBLONPAT@OBLON.COM iahmadi@oblon.com patentdocket@oblon.com

	16/129,082	FUJIKI et al.	
Office Action Summary	Examiner MOLLY K REIDA	Art Unit 2816	AIA (FITF) Status Yes
The MAILING DATE of this communication applied for Reply	ears on the cover sheet with the co	orrespondend	e address
A SHORTENED STATUTORY PERIOD FOR REPLY DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 date of this communication. - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing adjustment. See 37 CFR 1.704(b).	66(a). In no event, however, may a reply be time will apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	ely filed after SIX (6 the mailing date of D (35 U.S.C. § 133	6) MONTHS from the mailing this communication.
Status			
1) Responsive to communication(s) filed on 09/12			
A declaration(s)/affidavit(s) under 37 CFR 1.1			
,—	This action is non-final.		
3) An election was made by the applicant in responsible.; the restriction requirement and election	have been incorporated into this	action.	
4) Since this application is in condition for allowan closed in accordance with the practice under E			the merits is
Disposition of Claims*			
5) ✓ Claim(s) 1-20 is/are pending in the application	ation.		
5a) Of the above claim(s) is/are withdrav	vn from consideration.		
6) Claim(s) is/are allowed.			
7) Claim(s) is/are rejected.			
8) Claim(s) is/are objected to.			
9) Claim(s) 1-20 are subject to restriction and/o	or election requirement		
* If any claims have been determined allowable, you may be eli-			way program at a
participating intellectual property office for the corresponding ap			
http://www.uspto.gov/patents/init_events/pph/index.jsp or send	ап inquiry to РРНтеедраск@uspto.	<u>.gov.</u>	
Application Papers			
10) The specification is objected to by the Examine			
11) The drawing(s) filed on is/are: a) acc			
Applicant may not request that any objection to the di Replacement drawing sheet(s) including the correction			
	in is required if the drawing(s) is object	ica io. occ or	0111 1.121(0).
Priority under 35 U.S.C. § 119 12) Acknowledgment is made of a claim for foreign Certified copies:	priority under 35 U.S.C. § 119(a))-(d) or (f).	
a) ☐ All b) ☐ Some** c) ☐ None of the	e.		
1. Certified copies of the priority docume			
2. Certified copies of the priority docume		ation No.	
Copies of the certified copies of the properties application from the International Bure	riority documents have been rece		
** See the attached detailed Office action for a list of the certific	` ' ' '		
Attachmant/s			
Attachment(s) 1) [Notice of References Cited (RTO 902)	0\ [T]	(DTO 440)	
1) Notice of References Cited (PTO-892)	3) [] Interview Summary Paper No(s)/Mail D	•	
 Information Disclosure Statement(s) (PTO/SB/08a and/or PTO/S Paper No(s)/Mail Date 	B/08b) 4) Other:		

U.S. Patent and Trademark Office PTOL-326 (Rev. 11-13)

Office Action Summary

Part of Paper No./Mail Date 20190712

Application/Control Number: 16/129,082 Page 2

Art Unit: 2816

Notice of Pre-AIA or AIA Status

The present application, filed on or after March 16, 2013, is being examined under the first

inventor to file provisions of the AIA.

Election/Restriction

Restriction to one of the following inventions is required under 35 U.S.C. 121:

I. Claims 1-15, drawn to a semiconductor device, classified in H01L27/11573 and/or

H01L27/11582.

II. Claims 16-20, drawn to a method of manufacturing a semiconductor device, classified in

H01L27/11573 and/or H01L27/11582.

The inventions are independent or distinct, each from the other because:

Inventions I and II are related as process of making and product made. The inventions are

distinct if either or both of the following can be shown: (1) that the process as claimed can be used to

make another and materially different product or (2) that the product as claimed can be made by

another and materially different process (MPEP § 806.05(f)). In the instant case the product as claimed

can be made by another and materially different process; for example, replacing the second insulating

material film with an electrode film before forming the semiconductor member; rather than after, as

claimed.

Restriction for examination purposes as indicated is proper because all the inventions listed in

this action are independent or distinct for the reasons given above and there would be a serious search

and/or examination burden if restriction were not required because one or more of the following

reasons apply: the inventions require a different field of search (e.g., searching different

classes/subclasses or electronic resources, or employing different search strategies or search

Micron Ex. 1041, p. 131 Micron v. YMTC IPR2025-00119 queries); and/or the prior art applicable to one invention would not likely be applicable to another

invention.

Applicant is advised that the reply to this requirement to be complete must include (i) an

election of a invention to be examined even though the requirement may be traversed (37 CFR 1.143)

and (ii) identification of the claims encompassing the elected invention.

The election of an invention may be made with or without traverse. To reserve a right to

petition, the election must be made with traverse. If the reply does not distinctly and specifically point

out supposed errors in the restriction requirement, the election shall be treated as an election without

traverse. Traversal must be presented at the time of election in order to be considered timely. Failure to

timely traverse the requirement will result in the loss of right to petition under 37 CFR 1.144. If claims

are added after the election, applicant must indicate which of these claims are readable upon the

elected invention.

Should applicant traverse on the ground that the inventions are not patentably distinct,

applicant should submit evidence or identify such evidence now of record showing the inventions to be

obvious variants or clearly admit on the record that this is the case. In either instance, if the examiner

finds one of the inventions unpatentable over the prior art, the evidence or admission may be used in a

rejection under 35 U.S.C. 103 or pre-AIA 35 U.S.C. 103(a) of the other invention.

Species Election

This application contains claims directed to the following patentably distinct species:

Should Applicant choose Group I:

Species A relating to Figs. 1-5

Species B relating to Fig. 11

Application/Control Number: 16/129,082

Art Unit: 2816

Species C relating to Figs. 12-13

Species A is independent or distinct from Species B due at least to the presence or absence of

insulating plate 71.

Species A is independent or distinct from Species C due to the differences described on pg. 14

line 31 to pg. 15 line 7

Species B is independent or distinct from Species C due at least to the presence or absence of

insulating plate 71 and also due to the differences described on pg. 14 line 31 to pg. 15 line 7

In addition, these species are not obvious variants of each other based on the current record.

Should Applicant choose Group II:

Species D relating to Figs. 6-10

Species E relating to page 14 lines 2-23

Species F relating to Figs. 14-15

Species D is independent or distinct from Species E due at least to the presence or absence of

forming insulating plate 71.

Species D is independent or distinct from Species F due to the differences described on pg. 14

line 31 to pg. 15 line 7 and the corresponding forming methods

Species E is independent or distinct from Species F due at least to the presence or absence of

insulating plate 71 and also due to the differences described on pg. 14 line 31 to pg. 15 line 7 and the

corresponding forming methods

In addition, these species are not obvious variants of each other based on the current record.

Micron Ex. 1041, p. 133 Micron v. YMTC IPR2025-00119

Page 4

Application/Control Number: 16/129,082 Page 5

Art Unit: 2816

Applicant is required under 35 U.S.C. 121 to elect a single disclosed species, or a single grouping of patentably indistinct species, for prosecution on the merits to which the claims shall be restricted if no generic claim is finally held to be allowable. Currently, no claims are generic to all species.

There is a search and/or examination burden for the patentably distinct species as set forth above because at least the following reason(s) apply: the species require a different field of search (e.g., searching different classes/subclasses or electronic resources, or employing different search strategies or search queries); and/or the prior art applicable to one species would not likely be applicable to another species.

Applicant is advised that the reply to this requirement to be complete must include (i) an election of a species to be examined even though the requirement may be traversed (37 CFR 1.143) and (ii) identification of the claims encompassing the elected species or grouping of patentably indistinct species, including any claims subsequently added. An argument that a claim is allowable or that all claims are generic is considered nonresponsive unless accompanied by an election.

The election may be made with or without traverse. To preserve a right to petition, the election must be made with traverse. If the reply does not distinctly and specifically point out supposed errors in the election of species requirement, the election shall be treated as an election without traverse.

Traversal must be presented at the time of election in order to be considered timely. Failure to timely traverse the requirement will result in the loss of right to petition under 37 CFR 1.144. If claims are added after the election, applicant must indicate which of these claims are readable on the elected species or grouping of patentably indistinct species.

Should applicant traverse on the ground that the species, or groupings of patentably indistinct species from which election is required, are not patentably distinct, applicant should submit evidence or identify such evidence now of record showing them to be obvious variants or clearly admit on the

Application/Control Number: 16/129,082

Art Unit: 2816

record that this is the case. In either instance, if the examiner finds one of the species unpatentable over the prior art, the evidence or admission may be used in a rejection under 35 U.S.C. 103 or pre-AIA 35 U.S.C. 103(a) of the other species.

Upon the allowance of a generic claim, applicant will be entitled to consideration of claims to additional species which depend from or otherwise require all the limitations of an allowable generic claim as provided by 37 CFR 1.141.

Applicant is reminded that upon the cancellation of claims to a non-elected invention, the inventorship must be corrected in compliance with 37 CFR 1.48(a) if one or more of the currently named inventors is no longer an inventor of at least one claim remaining in the application. A request to correct inventorship under 37 CFR 1.48(a) must be accompanied by an application data sheet in accordance with 37 CFR 1.76 that identifies each inventor by his or her legal name and by the processing fee required under 37 CFR 1.17(i).

The examiner has required restriction between product or apparatus claims and process claims. Where applicant elects claims directed to the product/apparatus, and all product/apparatus claims are subsequently found allowable, withdrawn process claims that include all the limitations of the allowable product/apparatus claims should be considered for rejoinder. All claims directed to a nonelected process invention must include all the limitations of an allowable product/apparatus claim for that process invention to be rejoined.

In the event of rejoinder, the requirement for restriction between the product/apparatus claims and the rejoined process claims will be withdrawn, and the rejoined process claims will be fully examined for patentability in accordance with 37 CFR 1.104. Thus, to be allowable, the rejoined claims must meet all criteria for patentability including the requirements of 35 U.S.C. 101, 102, 103 and 112. Until all claims to the elected product/apparatus are found allowable, an otherwise proper restriction requirement between product/apparatus claims and process claims may be maintained. Withdrawn

Page 6

Application/Control Number: 16/129,082 Page 7

Art Unit: 2816

process claims that are not commensurate in scope with an allowable product/apparatus claim will not be rejoined. See MPEP § 821.04. Additionally, in order for rejoinder to occur, applicant is advised that the process claims should be amended during prosecution to require the limitations of the product/apparatus claims. Failure to do so may result in no rejoinder. Further, note that the prohibition against double patenting rejections of 35 U.S.C. 121 does not apply where the restriction requirement is withdrawn by the examiner before the patent issues. See MPEP § 804.01.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to MOLLY KAY REIDA whose telephone number is (571)272-4237. The examiner can normally be reached on M-F 8:30-5:00PM.

Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Zandra Smith can be reached on 571-272-2429. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer

Application/Control Number: 16/129,082

Art Unit: 2816

Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR

CANADA) or 571-272-1000.

/MOLLY K REIDA/ Examiner, Art Unit 2816

/ROBERT G BACHNER/ Primary Examiner, Art Unit 2898 Page 8

DOCKET NO: 516693US

IN THE UNITED STATES PATENT & TRADEMARK OFFICE

IN RE APPLICATION OF :

JUN FUJIKI, ET AL. : EXAMINER: REIDA, MOLLY K.

SERIAL NO: 16/129,082 :

FILED: SEPTEMBER 12, 2018 : GROUP ART UNIT: 2816

FOR: SEMICONDUCTOR MEMORY

DEVICE AND METHOD FOR MANUFACTURING SAME

ELECTION

COMMISSIONER FOR PATENTS ALEXANDRIA, VIRGINIA 22313

Commissioner:

In response to the election requirement dated July 22, 2019, Applicant elects, without traverse, Group I, Claims 1-15, drawn to a semiconductor device, classified in H01L27/11573 and/or H01L27/11582. Further, Applicant elects Species C relating to Figs. 12-13 and identifies Claims 1-3 and 10-15 as corresponding to the elected species, for further examination on the merits. Applicant reserves the right to file one or more divisional applications directed to the non-elected species.

Accordingly, examination on the merits of Claims 1-3 and 10-15 is in order and is respectfully requested.

Respectfully Submitted,

OBLON, McCLELLAND, MAIER & NEUSTADT, L.L.P.

Echlard H. Krater

Eckhard H. Kuesters Attorney of Record Registration No. 28,870

Customer Number

22850

Tel. (703) 413-3000 Fax. (703) 413-2220 (OMMN 07/09)

Electronic Acknowledgement Receipt				
EFS ID:	37226635			
Application Number:	16129082			
International Application Number:				
Confirmation Number:	1059			
Title of Invention:	SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING SAME			
First Named Inventor/Applicant Name:	Jun FUJIKI			
Customer Number:	22850			
Filer:	Philippe Jean-Claude Signore/LaKisha Durham			
Filer Authorized By:	Philippe Jean-Claude Signore			
Attorney Docket Number:	516693US			
Receipt Date:	20-SEP-2019			
Filing Date:	12-SEP-2018			
Time Stamp:	13:35:23			
Application Type:	Utility under 35 USC 111(a)			

Payment information:

	Submitted with Payment	no
--	------------------------	----

File Listing:

Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)
			362066		
1		516693USElection.pdf	f17f7f6848be4c2b8154da06e1fa1875003e 1504	yes	3

	Multipart Description/PDF files in .zip description					
	Document Description	Start	End 1			
	Miscellaneous Incoming Letter	1				
	Response to Election / Restriction Filed	2	3			
Warnings:						
Information:						
	Total Files Size (in bytes): 362066					

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.



Docket No.: 516693US

ATTORNEYS AT LAW

ECKHARD H. KUESTERS (703) 413-3000 EKUESTERS@OBLON.COM

COMMISSIONER FOR PATENTS ALEXANDRIA, VIRGINIA 22313

RE: Application Serial No.: 16/129,082

Applicants: Jun FUJIKI, et al. Filing Date: September 12, 2018

For: SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR

MANUFACTURING SAME

Group Art Unit: 2816

Examiner: REIDA, MOLLY K.

Commissioner:

Attached hereto for filing are the following papers:

Election

Credit card payment is being made online (if electronically filed), or is attached hereto (if paper filed), in the amount of \$\sum_{0.00}\$ to cover any required fees. In the event any variance exists between the submitted amount and the U.S. Patent and Trademark Office fees for filing the abovenoted documents, including any fees required under 37 C.F.R. 1.136 for any necessary Extension of Time to make the filing of the attached documents timely, please charge or credit the difference to our Deposit Account No. 15-0030. Further, if these papers are not considered timely filed, then a petition is hereby made under 37 C.F.R. 1.136 for the necessary extension of time.

Respectfully submitted,

OBLON, McCLELLAND, MAIER & NEUSTADT, L.L.P.

Eddard H. Knother

Eckhard H. Kuesters

Registration No. 28,870

Customer Number

22850

(703) 413-3000 (phone) (703) 413-2220 (fax) (OMMN 02/12)

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS

P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

NOTICE OF ALLOWANCE AND FEE(S) DUE

22850 7590 12/31/2019
OBLON, MCCLELLAND, MAIER & NEUSTADT, L.L.P.
1940 DUKE STREET
ALEXANDRIA, VA 22314

EXAMINER
REIDA, MOLLY KAY

ART UNIT PAPER NUMBER
2816

DATE MAILED: 12/31/2019

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
16/129,082	09/12/2018	Jun FUJIKI	516693US	1059

TITLE OF INVENTION: SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING SAME

APPLN. TYPE	ENTITY STATUS	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	UNDISCOUNTED	\$1000	\$0.00	\$0.00	\$1000	03/31/2020

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. PROSECUTION ON THE MERITS IS CLOSED. THIS NOTICE OF ALLOWANCE IS NOT A GRANT OF PATENT RIGHTS. THIS APPLICATION IS SUBJECT TO WITHDRAWAL FROM ISSUE AT THE INITIATIVE OF THE OFFICE OR UPON PETITION BY THE APPLICANT. SEE 37 CFR 1.313 AND MPEP 1308.

THE ISSUE FEE AND PUBLICATION FEE (IF REQUIRED) MUST BE PAID WITHIN THREE MONTHS FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. THIS STATUTORY PERIOD CANNOT BE EXTENDED. SEE 35 U.S.C. 151. THE ISSUE FEE DUE INDICATED ABOVE DOES NOT REFLECT A CREDIT FOR ANY PREVIOUSLY PAID ISSUE FEE IN THIS APPLICATION. IF AN ISSUE FEE HAS PREVIOUSLY BEEN PAID IN THIS APPLICATION (AS SHOWN ABOVE), THE RETURN OF PART B OF THIS FORM WILL BE CONSIDERED A REQUEST TO REAPPLY THE PREVIOUSLY PAID ISSUE FEE TOWARD THE ISSUE FEE NOW DUE.

HOW TO REPLY TO THIS NOTICE:

I. Review the ENTITY STATUS shown above. If the ENTITY STATUS is shown as SMALL or MICRO, verify whether entitlement to that entity status still applies.

If the ENTITY STATUS is the same as shown above, pay the TOTAL FEE(S) DUE shown above.

If the ENTITY STATUS is changed from that shown above, on PART B - FEE(S) TRANSMITTAL, complete section number 5 titled "Change in Entity Status (from status indicated above)".

For purposes of this notice, small entity fees are 1/2 the amount of undiscounted fees, and micro entity fees are 1/2 the amount of small entity fees.

II. PART B - FEE(S) TRANSMITTAL, or its equivalent, must be completed and returned to the United States Patent and Trademark Office (USPTO) with your ISSUE FEE and PUBLICATION FEE (if required). If you are charging the fee(s) to your deposit account, section "4b" of Part B - Fee(s) Transmittal should be completed and an extra copy of the form should be submitted. If an equivalent of Part B is filed, a request to reapply a previously paid issue fee must be clearly made, and delays in processing may occur due to the difficulty in recognizing the paper as an equivalent of Part B.

III. All communications regarding this application must give the application number. Please direct all communications prior to issuance to Mail Stop ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Maintenance fees are due in utility patents issuing on applications filed on or after Dec. 12, 1980. It is patentee's responsibility to ensure timely payment of maintenance fees when due. More information is available at www.uspto.gov/PatentMaintenanceFees.

Page 1 of 3

PTOL-85 (Rev. 02/11)

PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), by mail or fax, or via EFS-Web. Mail Stop ISSUE FEE By mail, send to: By fax, send to: (571)-273-2885 Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450 INSTRUCTIONS: This form should be used for transmitting the ISSUE FEE and PUBLICATION FEE (if required). Blocks 1 through 5 should be completed where appropriate. All further correspondence including the Patent, advance orders and notification of maintenance fees will be mailed to the current correspondence address as indicated unless corrected below or directed otherwise in Block 1, by (a) specifying a new correspondence address; and/or (b) indicating a separate "FEE ADDRESS" for maintenance fee notifications. Note: A certificate of mailing can only be used for domestic mailings of the Fee(s) Transmittal. This certificate cannot be used for any other accompanying papers. Each additional paper, such as an assignment or formal drawing, must have its own certificate of mailing or transmission. CURRENT CORRESPONDENCE ADDRESS (Note: Use Block 1 for any change of address) Certificate of Mailing or Transmission 22850 12/31/2019 I hereby certify that this Fee(s) Transmittal is being deposited with the United OBLON, MCCLELLAND, MAIER & NEUSTADT, L.L.P. States Postal Service with sufficient postage for first class mail in an envelope addressed to the Mail Stop ISSUE FEE address above, or being transmitted to the USPTO via EFS-Web or by facsimile to (571) 273-2885, on the date below. 1940 DUKE STREET ALEXANDRIA, VA 22314 (Typed or printed nan (Date APPLICATION NO. FILING DATE FIRST NAMED INVENTOR ATTORNEY DOCKET NO. CONFIRMATION NO. 16/129.082 09/12/2018 Jun FUJIKI 516693US 1059 TITLE OF INVENTION: SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING SAME PUBLICATION FEE DUE PREV. PAID ISSUE FEE APPLN, TYPE ENTITY STATUS ISSUE FEE DUE TOTAL FEE(S) DUE DATE DUE UNDISCOUNTED \$1000 \$0.00 \$0.00 \$1000 03/31/2020 nonprovisional **EXAMINER** ART UNIT CLASS-SUBCLASS REIDA, MOLLY KAY 2816 257-324000 Change of correspondence address or indication of "Fee Address" For printing on the patent front page, list CFR 1.363). (1) The names of up to 3 registered patent attorneys or agents OR, alternatively, ☐ Change of correspondence address (or Change of Correspondence Address form PTO/SB/122) attached. (2) The name of a single firm (having as a member a registered attorney or agent) and the names of up to 2 registered patent attorneys or agents. If no name is ☐ "Fee Address" indication (or "Fee Address" Indication form PTO/ listed, no name will be printed. SB/47; Rev 03-09 or more recent) attached. Use of a Customer Number is required. 3. ASSIGNEE NAME AND RESIDENCE DATA TO BE PRINTED ON THE PATENT (print or type) PLEASE NOTE: Unless an assignee is identified below, no assignee data will appear on the patent. If an assignee is identified below, the document must have been previously recorded, or filed for recordation, as set forth in 37 CFR 3.11 and 37 CFR 3.81(a). Completion of this form is NOT a substitute for filing an assignment. (A) NAME OF ASSIGNEE (B) RESIDENCE: (CITY and STATE OR COUNTRY) Please check the appropriate assignee category or categories (will not be printed on the patent) : 🖵 Individual 🖵 Corporation or other private group entity 🖵 Government ■Issue Fee ☐ Publication Fee (if required) Advance Order - # of Copies 4a. Fees submitted: 4b. Method of Payment: (Please first reapply any previously paid fee shown above) ☐ Electronic Payment via EFS-Web ☐ Enclosed check Non-electronic payment by credit card (Attach form PTO-2038) The Director is hereby authorized to charge the required fee(s), any deficiency, or credit any overpayment to Deposit Account No. Change in Entity Status (from status indicated above) NOTE: Absent a valid certification of Micro Entity Status (see forms PTO/SB/15A and 15B), issue ☐ Applicant certifying micro entity status. See 37 CFR 1.29 fee payment in the micro entity amount will not be accepted at the risk of application abandonment. NOTE: If the application was previously under micro entity status, checking this box will be taken ☐ Applicant asserting small entity status. See 37 CFR 1.27 to be a notification of loss of entitlement to micro entity status NOTE: Checking this box will be taken to be a notification of loss of entitlement to small or micro Applicant changing to regular undiscounted fee status. entity status, as applicable.

Page 2 of 3

Date

Registration No.

OMB 0651-0033

NOTE: This form must be signed in accordance with 37 CFR 1.31 and 1.33. See 37 CFR 1.4 for signature requirements and certifications.

Authorized Signature

Typed or printed name

PTOL-85 Part B (08-18) Approved for use through 01/31/2020

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS

P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
16/129,082	09/12/2018	Jun FUJIKI	516693US	1059
22850 75	90 12/31/2019	EXAMINER		
· · · · · · · · · · · · · · · · · · ·	ELLAND, MAIER &	REIDA, MOLLY KAY		
1940 DUKE STRE ALEXANDRIA, V			ART UNIT	PAPER NUMBER
,			2816	

DATE MAILED: 12/31/2019

Determination of Patent Term Adjustment under 35 U.S.C. 154 (b)

(Applications filed on or after May 29, 2000)

The Office has discontinued providing a Patent Term Adjustment (PTA) calculation with the Notice of Allowance.

Section 1(h)(2) of the AIA Technical Corrections Act amended 35 U.S.C. 154(b)(3)(B)(i) to eliminate the requirement that the Office provide a patent term adjustment determination with the notice of allowance. See Revisions to Patent Term Adjustment, 78 Fed. Reg. 19416, 19417 (Apr. 1, 2013). Therefore, the Office is no longer providing an initial patent term adjustment determination with the notice of allowance. The Office will continue to provide a patent term adjustment determination with the Issue Notification Letter that is mailed to applicant approximately three weeks prior to the issue date of the patent, and will include the patent term adjustment on the patent. Any request for reconsideration of the patent term adjustment determination (or reinstatement of patent term adjustment) should follow the process outlined in 37 CFR 1.705.

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at 1-(888)-786-0101 or (571)-272-4200.

OMB Clearance and PRA Burden Statement for PTOL-85 Part B

The Paperwork Reduction Act (PRA) of 1995 requires Federal agencies to obtain Office of Management and Budget approval before requesting most types of information from the public. When OMB approves an agency request to collect information from the public, OMB (i) provides a valid OMB Control Number and expiration date for the agency to display on the instrument that will be used to collect the information and (ii) requires the agency to inform the public about the OMB Control Number's legal significance in accordance with 5 CFR 1320.5(b).

The information collected by PTOL-85 Part B is required by 37 CFR 1.311. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 30 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, Virginia 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450. Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

Privacy Act Statement

The Privacy Act of 1974 (P.L. 93-579) requires that you be given certain information in connection with your submission of the attached form related to a patent application or patent. Accordingly, pursuant to the requirements of the Act, please be advised that: (1) the general authority for the collection of this information is 35 U.S.C. 2(b) (2); (2) furnishing of the information solicited is voluntary; and (3) the principal purpose for which the information is used by the U.S. Patent and Trademark Office is to process and/or examine your submission related to a patent application or patent. If you do not furnish the requested information, the U.S. Patent and Trademark Office may not be able to process and/or examine your submission, which may result in termination of proceedings or abandonment of the application or expiration of the patent.

The information provided by you in this form will be subject to the following routine uses:

- The information on this form will be treated confidentially to the extent allowed under the Freedom of Information Act (5 U.S.C. 552) and the Privacy Act (5 U.S.C 552a). Records from this system of records may be disclosed to the Department of Justice to determine whether disclosure of these records is required by the Freedom of Information Act.
- 2. A record from this system of records may be disclosed, as a routine use, in the course of presenting evidence to a court, magistrate, or administrative tribunal, including disclosures to opposing counsel in the course of settlement negotiations.
- 3. A record in this system of records may be disclosed, as a routine use, to a Member of Congress submitting a request involving an individual, to whom the record pertains, when the individual has requested assistance from the Member with respect to the subject matter of the record.
- 4. A record in this system of records may be disclosed, as a routine use, to a contractor of the Agency having need for the information in order to perform a contract. Recipients of information shall be required to comply with the requirements of the Privacy Act of 1974, as amended, pursuant to 5 U.S.C. 552a(m).
- 5. A record related to an International Application filed under the Patent Cooperation Treaty in this system of records may be disclosed, as a routine use, to the International Bureau of the World Intellectual Property Organization, pursuant to the Patent Cooperation Treaty.
- 6. A record in this system of records may be disclosed, as a routine use, to another federal agency for purposes of National Security review (35 U.S.C. 181) and for review pursuant to the Atomic Energy Act (42 U.S.C. 218(c)).
- 7. A record from this system of records may be disclosed, as a routine use, to the Administrator, General Services, or his/her designee, during an inspection of records conducted by GSA as part of that agency's responsibility to recommend improvements in records management practices and programs, under authority of 44 U.S.C. 2904 and 2906. Such disclosure shall be made in accordance with the GSA regulations governing inspection of records for this purpose, and any other relevant (i.e., GSA or Commerce) directive. Such disclosure shall not be used to make determinations about individuals.
- 8. A record from this system of records may be disclosed, as a routine use, to the public after either publication of the application pursuant to 35 U.S.C. 122(b) or issuance of a patent pursuant to 35 U.S.C. 151. Further, a record may be disclosed, subject to the limitations of 37 CFR 1.14, as a routine use, to the public if the record was filed in an application which became abandoned or in which the proceedings were terminated and which application is referenced by either a published application, an application open to public inspection or an issued patent.
- 9. A record from this system of records may be disclosed, as a routine use, to a Federal, State, or local law enforcement agency, if the USPTO becomes aware of a violation or potential violation of law or regulation.

	Applicat 16/129,08		Applicant(s) FUJIKI et al.	
Notice of Allowability	Examine MOLLY M	er	Art Unit 2816	AIA (FITF) Status Yes
The MAILING DATE of this communication appear All claims being allowable, PROSECUTION ON THE MERITS IS (herewith (or previously mailed), a Notice of Allowance (PTOL-85) of NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIC of the Office or upon petition by the applicant. See 37 CFR 1.313 at 1. This communication is responsive to communications filled 0 A declaration(s)/affidavit(s) under 37 CFR 1.130(b) was/	OR REMA or other ap GHTS. Thi and MPEP 07/22/2019	NNS) CLOSED in this applopropriate communication values application is subject to values.	ication. If not i will be mailed i	ncluded in due course. THIS
2. An election was made by the applicant in response to a rest restriction requirement and election have been incorporated			ne interview or	ı; the
3. The allowed claim(s) is/are 1-20. As a result of the allowed Highway program at a participating intellectual property offic http://www.uspto.gov/patents/init_events/pph/index.jsp	ce for the	corresponding application.	For more info	
4. Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).				
Certified copies:				
a) ☑All b) ☐ Some *c) ☐ None of the:				
 Certified copies of the priority documents have Certified copies of the priority documents have 				
3. Copies of the certified copies of the priority do		· · · · · · · · · · · · · · · · · · ·		application from the
International Bureau (PCT Rule 17.2(a)).				
* Certified copies not received:				
Applicant has THREE MONTHS FROM THE "MAILING DATE" noted below. Failure to timely comply will result in ABANDONM THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.			complying with	1 the requirements
5. CORRECTED DRAWINGS (as "replacement sheets") must	be submit	ted.		
including changes required by the attached Examiner's Paper No./Mail Date	Amendme	ent / Comment or in the Of	fice action of	
Identifying indicia such as the application number (see 37 CFR 1. sheet. Replacement sheet(s) should be labeled as such in the hea			gs in the front	(not the back) of each
6. DEPOSIT OF and/or INFORMATION about the deposit of B attached Examiner's comment regarding REQUIREMENT F				he
Attachment(s)				
1. Notice of References Cited (PTO-892)		5. Examiner's Amend		
 Information Disclosure Statements (PTO/SB/08), Paper No./Mail Date 09/12/2018. 		6. 🗹 Examiner's Stateme	ent of Reasons	for Allowance
Examiner's Comment Regarding Requirement for Deposit of Biological Material		7. Other		
4. Interview Summary (PTO-413), Paper No./Mail Date.				
/ROBERT G BACHNER/ Primary Examiner, Art Unit 2898		/MOLLY K REIDA/ Examiner, Art Unit 281	6	

U.S. Patent and Trademark Office PTOL-37 (Rev. 08-13)

Notice of Allowability

Part of Paper No./Mail Date 20191218

Application/Control Number: 16/129,082 Page 2

Art Unit: 2816

Notice of Pre-AIA or AIA Status

The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA.

Election/Restrictions

Claim 1 is are allowable. The restriction requirement between a semiconductor device and a method of manufacturing a semiconductor device, as set forth in the Office action mailed on 07/22/2019, has been reconsidered in view of the allowability of claims to the elected invention pursuant to MPEP § 821.04(a). The restriction requirement is hereby withdrawn as to any claim that requires all the limitations of an allowable claim. Specifically, the restriction requirement of 07/22/2019 is withdrawn. Claims 16-20, directed to a method of manufacturing a semiconductor device are no longer withdrawn from consideration because the claim(s) requires all the limitations of an allowable claim. Furthermore, claims 4-9 directed to a semiconductor device are no longer withdrawn from consideration because the claim(s) requires all the limitations of an allowable claim.

In view of the above noted withdrawal of the restriction requirement, applicant is advised that if any claim presented in a continuation or divisional application is anticipated by, or includes all the limitations of, a claim that is allowable in the present application, such claim may be subject to provisional statutory and/or nonstatutory double patenting rejections over the claims of the instant application.

Once a restriction requirement is withdrawn, the provisions of 35 U.S.C. 121 are no longer applicable. See In re Ziegler, 443 F.2d 1211, 1215, 170 USPQ 129, 131-32 (CCPA 1971). See also MPEP § 804.01.

Art Unit: 2816

Priority

Receipt is acknowledged of certified copies of papers required by 37 CFR 1.55.

Information Disclosure Statement

The information disclosure statement (IDS) submitted on 09/12/2018 has been considered by

the examiner.

Allowable Subject Matter

Claims 1-20 are allowed.

The following is an examiner's statement of reasons for allowance:

Re independent claim 1, there is no teaching, suggestion, or motivation from the prior art of

record, nor does the prior art of record otherwise make obvious the limitations of "...a semiconductor

substrate including a formed in an upper layer portion of the semiconductor substrate; a first conductive

film...coupled to the diode; a semiconductor member piercing the stacked body an being connected to

first conductive film...", in combination with the other limitations.

Re independent claim 16, there is no teaching, suggestion, or motivation from the prior art of

record, nor does the prior art of record otherwise make obvious the limitations of "...forming a diode in

an upper layer portion of a semiconductor substrate...forming a conductive film...coupled to the

diode...forming a semiconductor member...the semiconductor member being connected to the first

conductive film...", in combination with the other limitations.

Re independent claim 19, there is no teaching, suggestion, or motivation from the prior art of

record, nor does the prior art of record otherwise make obvious the limitations of "...forming a diode in

an upper layer portion of a semiconductor substrate...forming a first conductive film...coupled to the

Art Unit: 2816

diode...forming a semiconductor member...the semiconductor member being connected to the first

conductive film...", in combination with the other limitations.

Conclusion

Any comments considered necessary by applicant must be submitted no later than the

payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee.

Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Any inquiry concerning this communication or earlier communications from the examiner

should be directed to MOLLY KAY REIDA whose telephone number is (571)272-4237. The examiner can

normally be reached on M-F 8:30-5:00PM.

Examiner interviews are available via telephone, in-person, and video conferencing using a

USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use

the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor,

Zandra Smith can be reached on 571-272-2429. The fax phone number for the organization where this

application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application

Information Retrieval (PAIR) system. Status information for published applications may be obtained

from either Private PAIR or Public PAIR. Status information for unpublished applications is available

through Private PAIR only. For more information about the PAIR system, see https://ppair-

my.uspto.gov/pair/PrivatePair. Should you have questions on access to the Private PAIR system, contact

the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a

Micron Ex. 1041, p. 150 Micron v. YMTC

IPR2025-00119

Art Unit: 2816

USPTO Customer Service Representative or access to the automated information system, call 800-786-

9199 (IN USA OR CANADA) or 571-272-1000.

/MOLLY K REIDA/ Examiner, Art Unit 2816

/ROBERT G BACHNER/ Primary Examiner, Art Unit 2898

	Application/Control No.	Applicant(s)/Patent Under Reexamination
Index of Claims	16/129,082	FUJIKI et al.
	Examiner	Art Unit
	 MOLLY K REIDA	2816

\	Rejected	-	Cancelled	N	Non-Elected	Α	Appeal
II	Allowed	÷	Restricted	ı	Interference	0	Objected

	AIM				by applican	l	□ CPA	T.E	,. <u> </u>	R.1.47
Final		CLAIM DA								
	Original	12/18/2019								
	1	=								
	2	=								
	3	=								
	4	=								
	5	=								
	6	=								
	7	=								
	8	=								
	9	=								
	10	=								
	11	=								
	12	=								
	13	=								
	14	=								
	15	=								
	16	=								
	17	=								
	18	=								
	19	=								
	20	=								

U.S. Patent and Trademark Office Part of Paper No.: 20191218

	Application/Control No.	Applicant(s)/Patent Under Reexamination
Search Notes	16/129,082	FUJIKI et al.
	Examiner	Art Unit
	MOLLY K REIDA	2816

CPC - Searched*					
Symbol		Date	Examiner		
H01L27/0727,11563-11582		12/18/2019	mkr		
			-		
CPC Com	bination Sets - Searched*				
Symbol		Date	Examiner		
US Classi	fication - Searched*				
Class	Subclass	Date	Examiner		
			i		

^{*} See search history printout included with this form or the SEARCH NOTES box below to determine the scope of the search.

Search Notes				
Search Notes	Date	Examiner		
Inventor(s)	12/18/2019	mkr		
Applicant/Assignee	12/18/2019	mkr		
EAST Text Search	12/18/2019	mkr		

Interference Search					
US Class/CPC Symbol US Subclass/CPC Group		Date	Examiner		
	US-PGPUB .clm. search	12/18/2019	mkr		

U.S. Patent and Trademark Office
Part of Paper No.: 20191218
Page 1 of 1

	Application/Control No.	Applicant(s)/Patent Under Reexamination
Issue Classification	16/129,082	FUJIKI et al.
	Examiner	Art Unit
	MOLLY K REIDA	2816

CPC						
Symbol			Туре	Version		
H01L	/ 27	11582	F	2013-01-01		
H01L	27	/ 1157	I	2013-01-01		
H01L	/ 21	76897	I	2013-01-01		
H01L	/ 27	J 0727	1	2013-01-01		
H01L	/ 27	/ 11573	1	2013-01-01		

CPC Combination Sets										
Symbol	Туре	Set	Ranking	Version						

/MOLLY K REIDA/ Examiner, Art Unit 2816	18 December 2019	Total Claims	s Allowed:	
(Assistant Examiner)	(Date)	20		
/ROBERT G BACHNER/ Primary Examiner, Art Unit 2898	19 December 2019	O.G. Print Claim(s)	O.G. Print Figure	
(Primary Examiner)	(Date)	1	2	

U.S. Patent and Trademark Office

	Application/Control No.	Applicant(s)/Patent Under Reexamination
Issue Classification	16/129,082	FUJIKI et al.
	Examiner	Art Unit
	MOLLY K REIDA	2816

INTERNATIONAL CLASSIFICATION									
CLAIMED									
H01L27/11582	<i>l</i> 27	11582							
H01L27/1157	/ 27	1157							
H01L27/11573	27	11573							
NON-CLAIMED									

US ORIGINAL CLASS	SIFICATION	
	CLASS	SUBCLASS
CROSS REFERENCE	S(S)	
CLASS	<u> </u>	SUBCLASS (ONE SUBCLASS PER BLOCK)
OLAGO		SOBOLAGO (ONE SOBOLAGO FEIT BEOOK)

/MOLLY K REIDA/ Examiner, Art Unit 2816	18 December 2019	Total Claims	s Allowed:
(Assistant Examiner)	(Date)	20	
/ROBERT G BACHNER/ Primary Examiner, Art Unit 2898	19 December 2019	O.G. Print Claim(s)	O.G. Print Figure
(Primary Examiner)	(Date)	1	2

	Application/Control No.	Applicant(s)/Patent Under Reexamination
Issue Classification	16/129,082	FUJIKI et al.
	Examiner	Art Unit
	MOLLY K REIDA	2816

V	Claims r	enumb	ered in t	the sar	ne orde	r as pre	esented	by app	licant	C	PA (T.D	. 🗆	R.1.47	7
CLAIN	CLAIMS														
Final	Original	Final	Original	Final	Original	Final	Original	Final	Original	Final	Original	Final	Original	Final	Original
<u> </u>															
	+		-												
	+		1		1										

/MOLLY K REIDA/ Examiner, Art Unit 2816	18 December 2019	Total Claims	s Allowed:
(Assistant Examiner)	(Date)	20	
/ROBERT G BACHNER/ Primary Examiner, Art Unit 2898	19 December 2019	O.G. Print Claim(s)	O.G. Print Figure
(Primary Examiner)	(Date)	1	2

U.S. Patent and Trademark Office

Part of Paper No.: 20191218



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

BIB DATA SHEET

CONFIRMATION NO. 1059

SERIAL NUME	BER	FILING or DAT			CLASS	GR	ROUP ART UNIT ATTORNEY DOO					
16/129,082					257		2816			516693US		
		RUL										
APPLICANTS TOSHIBA MEMORY CORPORATION, Minato-ku, JAPAN;												
INVENTORS Jun FUJIKI, Mie, JAPAN; Shinya ARAI, Yokkaichi, JAPAN; Kotaro FUJII, Yokkaichi, JAPAN;												
** CONTINUING DATA **********************************												
** FOREIGN AP JAPAN 20		TIONS ****** 1987 12/25/20		*****	*							
** IF REQUIRE 10/01/201		EIGN FILING	LICENS	E GRA	ANTED **							
Foreign Priority claimed		Yes No	□ Met ef	to.	STATE OR		HEETS	тот		INDEPENDENT		
35 USC 119(a-d) condi			Met af Allowa	ince	COUNTRY	DRA	WINGS	CLAII		CLAIMS		
Acknowledged E	Examiner's	Y REIDA/ Signature	Initials		JAPAN		15	20	I	3		
ADDRESS												
OBLON, N 1940 DUK ALEXAND UNITED S	KE STR DRIA, V	A 22314	ER & NEU	JSTAD	T, L.L.P.							
TITLE												
SEMICON	IDUCT	OR MEMOR	Y DEVICE	AND	METHOD FOR N	/ANL	JFACTUR	ING SA	ME			
							☐ All Fe	es				
							☐ 1.16 F	ees (Fil	ing)			
		Authority has to			aper EPOSIT ACCOU l	_{NT}	☐ 1.17 F	ees (Pr	ocessi	ng Ext. of time)		
		for					☐ 1.18 F	ees (Iss	ue)			
							☐ Other					
							☐ Credit	<u> </u>				

Receipt date: 09/12/2018 16/129,082 - GAU: 2816

SHEET 1 OF 1

Form PTO 144 (Modified)	19	U.S. DEPARTMENT PATENT AND TRAD	OF COMMERCE DEMARK OFFICE	ATTY DOCKET NO. 516693US	SERIAL I New Ap		on	
UST	JE BEEI	ERENCES CITED BY APPLI	ICANIT	INVENTOR(S) Jun FUJIKI, et al.				
LIST	JF KELL	ERENGES CITED BY ALL L	ICANT	FILING DATE	-	GROUP		
				Herewith	l			
			U.S.	PATENT DOCUMENTS		l .		
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS		ILING DATE PPROPRIATE
	AA	2011/0073866 A1	3/31/2011	KIM, Y. et al.				
	AB	2014/0085979 A1	3/27/2014	KONO, F.				
	AC	8,389,990 B2	3/5/2013	MIKAWA, T. et al.				
	AD							
	AE							
	AF							
	AG							
	АН							
	ΑI							
	AJ							
	AK							
	AL							
	AM							
	AN							
			FOREK	GN PATENT DOCUMENTS				
		DOCUMENT NUMBER	DATE	COUNTRY		YE:	TRANSI S	LATION NO
	AO	2010-165794	7/29/2010	Japan (with English Abstract and M Generated English Translation)	/lachine	Х		
	AP							
	AQ							
	AR							
	AS							
	AT							
	AU							
	AV							
		OTHER REFE	RENCES (Incli	uding Author, Title, Date, Pertinent	t Pages, et	ic.)		
	AW							
	AX							
	AY							
	AZ				Add	litional Refe	erences :	sheet(s) attached
Examiner	/MOI	LLY K REIDA/			Date co	nsidered	12/1	18/2019
				ion is in conformance with MPEP 609 next communication to applicant.); Draw line	through ci	itation if r	not in

ALL REFERENCES CONSIDERED EXCEPT WHERE LINED THROUGH. /M.K.R/

EAST Search History

EAST Search History (Prior Art)

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	3	("20110073866" "20140085979" "8389990").PN.	US-PGPUB; USPAT	OR	ON	2019/12/18 09:29
L2	267	((("FUJIKI") near3 ("Jun")) OR (("ARAI") near3 ("Shinya")) OR (("FUJII") near3 ("Kotaro"))).INV.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT	OR	ON	2019/12/18 09:31
L3	11	2 and diode	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT	OR	ON	2019/12/18 09:50
L5	1000175	((("TOSHIBA"))).AS,AANM,ASNM.	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2019/12/18 10:05
L6	1982	H01L27/1157.cpc. and H01L27/11573.cpc. and H01L27/11582.cpc.	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2019/12/18 10:15
L7	376	5 and 6	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2019/12/18 10:15
L8	2390977	H01L27/0727.cpc. diode	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2019/12/18 10:15
L9	21	7 and 8	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2019/12/18 10:15
L10	21290	H01L27/1157.cpc. H01L27/11573.cpc. H01L27/11582.cpc.	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2019/12/18 10:26
L11	112	5 and 10 and 8	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO;	OR	ON	2019/12/18 10:27

			DERWENT; IBM_TDB			
L12	101	(6 and 8) not 11	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2019/12/18 11:35
L13	904	(10 and 8) not (11 12)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2019/12/18 12:06
L14	16576	H01L27/11582.cpc.	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2019/12/18 13:46
L15	185319	(diode with substrate)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2019/12/18 13:47
L16	0	(14 and 15) not (11 12 13)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2019/12/18 13:47
L18	30805	H01L27/11563-11582.cpc.	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2019/12/18 13:48
L19	107	(18 and 15) not (11 12 13)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2019/12/18 13:49

EAST Search History (Interference)

Ref #	Hits	Search Query		Default Operator	Plurals	Time Stamp
L20	753	(diode with substrate).clm. and	US-	OR	ON	2019/12/18
		(memory).clm.	PGPUB			15:01

12/18/2019 3:18:23 PM

 $\textbf{C:} \ \textbf{Users} \ \textbf{mreida} \ \textbf{Documents} \ \textbf{EAST} \ \textbf{Workspaces} \ \textbf{16129082.wsp}$

Docket No.: 516693US

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

IN RE APPLICATION OF: Jun FUJIKI, et al.

SERIAL NO: 16/129,082 GAU: 2816

FILED: September 12, 2018 EXAMINER: REIDA, MOLLY KAY
FOR: SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING SAME

REQUEST FOR CONTINUED EXAMINATION (RCE) TRANSMITTAL

COMMISSIONER FOR PATENTS ALEXANDRIA, VIRGINIA 22313

Commissioner:

This is a Request for Continued Examination (RCE) under 37 C.F.R. §1.114 of the above-identified application.

Submission required under 37 C.F.R. §1.114

Previously Submitted:

- ☐ Consider the amendment(s)/reply under 37 C.F.R. §1.116 previously filed on
- ☐ Consider the arguments in the Appeal Brief or Reply Brief previously filed on

Enclosed:

- ☐ Amendment/Reply
- Information Disclosure Statement (IDS)
- ☐ Track 1 Prioritized Examination
- ☐ Other:

FEES	RATE	CALCULATIONS
Suspension of action on the above-identified application is requested under 37 C.F.R. §1.103(c) for a period of months.	\$140.00	\$0.00
RCE Fee required under 37 C.F.R. §1.17(e) - 1st request	\$1,300.00	\$1,300.00
		\$0.00
	\$0.00	
TOTAL OF ABOVE CALC	\$1,300.00	
☐ REDUCTION BY 50% FOR FILING AS SMALL ENTITY	\$0.00	
	\$1,300.00	

- Credit card payment is being made online (if electronically filed), or is attached hereto (if paper filed), in the amount of \$1,300.00.
- Please charge any additional Fees for the papers being filed herewith and for which no payment is enclosed herewith, or credit any overpayment to Deposit Account No. <u>15-0030</u>.
- If these papers are not considered timely filed by the Patent and Trademark Office, then a petition is hereby made under 37 CFR 1.136, and any additional fees required under 37 CFR 1.136 for any necessary extension of time may be charged to Deposit Account No. 15-0030.

Respectfully Submitted,

OBLON, McCLELLAND, MAIER & NEUSTADT, L.L.P.

Rand H. Knastern

Eckhard H. Kuesters

Registration No. 28,870

Customer Number

22850

Tel. (703) 413-3000 Fax. (703) 413-2220 (OMMN 12/11) Docket No. 516693US

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

IN RE APPLICATION OF: Jun FUJIKI, et al.

SERIAL NO: 16/129,082 GAU: 2816

FILED: September 12, 2018 EXAMINER: REIDA, MOLLY KAY
FOR: SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING SAME

INFORMATION DISCLOSURE STATEMENT UNDER 37 CFR 1.97

COMMISSIONER FOR PATENTS ALEXANDRIA, VIRGINIA 22313

Commissioner:

Applicant(s) wish to disclose the following information.

REFERENCES

- The applicant(s) wish to make of record the reference(s) listed on the attached form PTO-1449 and/or accompanying documents from a corresponding foreign application. Copies of the listed reference(s) are attached, where required, as are either statements of relevancy, English translations of the categories of cited documents for foreign search reports or English translations of foreign Office Actions which provide the statement of relevancy for the foreign language references cited therein, or any readily available partial or full English translations of pertinent portions of any non-English language reference(s).
- □ Credit card payment is being made online (if electronically filed), or is attached hereto (if paper filed), in the amount required under 37 CFR §1.17(p).

CERTIFICATION

- □ Each item of information contained in this information disclosure statement was first cited in any communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this statement.
- □ No item of information contained in this information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application and, to the knowledge of the undersigned, having made reasonable inquiry, was known to any individual designated in 37 CFR §1.56(c) more than three months prior to the filing of this statement.

DEPOSIT ACCOUNT

Please charge any additional fees for the papers being filed herewith and for which no payment is enclosed herewith, or credit any overpayment to deposit account number 15-0030.

Respectfully submitted,

OBLON, McCLELLAND, MAIER & NEUSTADT, L.L.P.

chland H. Krasten

Eckhard H. Kuesters Registration No. 28,870

Customer Number

22850

Tel. (703) 413-3000 Fax. (703) 413-2220 (OMMN 02/12)

Form PTO 144 (Modified)	Form PTO 1449 U.S. DEPARTMENT OF COMMERCE (Modified) PATENT AND TRADEMARK OFFICE					l	ERIAL NO. 6/129,082	
LIST	TE BEE	ERENCES CITED BY APPL	ICANT	INVENTOR(S) Jun FUJIKI, et al.				
	JE NEFI	ERENCES CITED BY AFFE	ICANT	FILING DATE		GROUP		
				September 12, 2018		2816		
			U.S.	PATENT DOCUMENTS		l		
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS		ILING DATE PPROPRIATE
	AA	2018/0090509	03/29/2018	Zhang et al.				
	AB	2018/0323207	11/08/2018	Shim et al.				
	AC	2019/0081065	03/14/2019	Lee				
	AD	2019/0288003	09/19/2019	Shim et al.				
	AE							
	AF							
	AG							
	АН							
	ΑI							
	AJ							
	AK							
	AL							
	AM							
	AN							
	•		FOREIG	GN PATENT DOCUMENTS	•	•		
		DOCUMENT NUMBER	DATE	COUNTRY		TRANSLATION YES NO		
	AO					'-		
	AP							
	AQ							
	AR							
	AS							
	AT							
	AU							
	AV							
		OTHER REFE	RENCES (Incli	uding Author, Title, Date, Pertinent	Pages, et	tc.)		
	AW							
	AX							
	AY							
	AZ				Ado	litional Ref	erences :	sheet(s) attached
Examiner					Date co	nsidered		
				on is in conformance with MPEP 609 next communication to applicant.); Draw line	through c	itation if	not in

Electronic Patent Application Fee Transmittal							
Application Number:	16	129082					
Filing Date:	12-	12-Sep-2018					
Title of Invention:	SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURIN SAME						
First Named Inventor/Applicant Name:	Jur	n FUJIKI					
Filer:	Ph	lippe Jean-Claude S	Signore/LaKisha	Durham			
Attorney Docket Number:	510	5693US					
Filed as Large Entity							
Filing Fees for Utility under 35 USC 111(a)							
Description		Fee Code	Quantity	Amount	Sub-Total in USD(\$)		
Basic Filing:							
Pages:							
Claims:							
Miscellaneous-Filing:							
Petition:							
Patent-Appeals-and-Interference:							
Post-Allowance-and-Post-Issuance:							
Extension-of-Time:							

Description	Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Miscellaneous:				
RCE- 1ST REQUEST	1801	1	1300	1300
	Total in USD (\$)			1300

Electronic Acknowledgement Receipt					
EFS ID:	39016543				
Application Number:	16129082				
International Application Number:					
Confirmation Number:	1059				
Title of Invention:	SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING SAME				
First Named Inventor/Applicant Name:	Jun FUJIKI				
Customer Number:	22850				
Filer:	Philippe Jean-Claude Signore/LaKisha Durham				
Filer Authorized By:	Philippe Jean-Claude Signore				
Attorney Docket Number:	516693US				
Receipt Date:	31-MAR-2020				
Filing Date:	12-SEP-2018				
Time Stamp:	10:27:45				
Application Type:	Utility under 35 USC 111(a)				

Payment information:

Submitted with Payment	yes
Payment Type	CARD
Payment was successfully received in RAM	\$1300
RAM confirmation Number	E20203UA28023733
Deposit Account	
Authorized User	

The Director of the USPTO is hereby authorized to charge indicated fees and credit any overpayment as follows:

File Listing:								
Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)			
			457906					
1		516693USRCEIDS.pdf	4fe7a39751073ade6d35f8a807a17145633 b3a58	yes	3			
Multipart Description/PDF files in .zip description								
	Document De	Start	Start E					
	Request for Continued E	1		1				
	Transmittal	2	2					
	Information Disclosure Stater	nent (IDS) Form (SB08)	3	3				
Warnings:								
Information:								
			30423					
2	Fee Worksheet (SB06)	fee-info.pdf	690e3f8a79f7377f9eb31f5553047f944da3c 6cd	no	2			
Warnings:								

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS

P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

NOTICE OF ALLOWANCE AND FEE(S) DUE

22850 7590 04/15/2020 OBLON, MCCLELLAND, MAIER & NEUSTADT, L.L.P. 1940 DUKE STREET ALEXANDRIA, VA 22314 EXAMINER
REIDA, MOLLY KAY

ART UNIT PAPER NUMBER
2816

DATE MAILED: 04/15/2020

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
16/129,082	09/12/2018	Jun FUJIKI	516693US	1059

TITLE OF INVENTION: SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING SAME

APPLN. TYPE	ENTITY STATUS	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	UNDISCOUNTED	\$1000	\$0.00	\$0.00	\$1000	07/15/2020

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. PROSECUTION ON THE MERITS IS CLOSED. THIS NOTICE OF ALLOWANCE IS NOT A GRANT OF PATENT RIGHTS. THIS APPLICATION IS SUBJECT TO WITHDRAWAL FROM ISSUE AT THE INITIATIVE OF THE OFFICE OR UPON PETITION BY THE APPLICANT. SEE 37 CFR 1.313 AND MPEP 1308.

THE ISSUE FEE AND PUBLICATION FEE (IF REQUIRED) MUST BE PAID WITHIN THREE MONTHS FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. THIS STATUTORY PERIOD CANNOT BE EXTENDED. SEE 35 U.S.C. 151. THE ISSUE FEE DUE INDICATED ABOVE DOES NOT REFLECT A CREDIT FOR ANY PREVIOUSLY PAID ISSUE FEE IN THIS APPLICATION. IF AN ISSUE FEE HAS PREVIOUSLY BEEN PAID IN THIS APPLICATION (AS SHOWN ABOVE), THE RETURN OF PART B OF THIS FORM WILL BE CONSIDERED A REQUEST TO REAPPLY THE PREVIOUSLY PAID ISSUE FEE TOWARD THE ISSUE FEE NOW DUE.

HOW TO REPLY TO THIS NOTICE:

I. Review the ENTITY STATUS shown above. If the ENTITY STATUS is shown as SMALL or MICRO, verify whether entitlement to that entity status still applies.

If the ENTITY STATUS is the same as shown above, pay the TOTAL FEE(S) DUE shown above.

If the ENTITY STATUS is changed from that shown above, on PART B - FEE(S) TRANSMITTAL, complete section number 5 titled "Change in Entity Status (from status indicated above)".

For purposes of this notice, small entity fees are 1/2 the amount of undiscounted fees, and micro entity fees are 1/2 the amount of small entity fees.

II. PART B - FEE(S) TRANSMITTAL, or its equivalent, must be completed and returned to the United States Patent and Trademark Office (USPTO) with your ISSUE FEE and PUBLICATION FEE (if required). If you are charging the fee(s) to your deposit account, section "4b" of Part B - Fee(s) Transmittal should be completed and an extra copy of the form should be submitted. If an equivalent of Part B is filed, a request to reapply a previously paid issue fee must be clearly made, and delays in processing may occur due to the difficulty in recognizing the paper as an equivalent of Part B.

III. All communications regarding this application must give the application number. Please direct all communications prior to issuance to Mail Stop ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Maintenance fees are due in utility patents issuing on applications filed on or after Dec. 12, 1980. It is patentee's responsibility to ensure timely payment of maintenance fees when due. More information is available at www.uspto.gov/PatentMaintenanceFees.

Page 1 of 3

PTOL-85 (Rev. 02/11)

PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), by mail or fax, or via EFS-Web. Mail Stop ISSUE FEE By mail, send to: By fax, send to: (571)-273-2885 Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450 INSTRUCTIONS: This form should be used for transmitting the ISSUE FEE and PUBLICATION FEE (if required). Blocks 1 through 5 should be completed where appropriate. All further correspondence including the Patent, advance orders and notification of maintenance fees will be mailed to the current correspondence address as indicated unless corrected below or directed otherwise in Block 1, by (a) specifying a new correspondence address; and/or (b) indicating a separate "FEE ADDRESS" for maintenance fee notifications. Note: A certificate of mailing can only be used for domestic mailings of the Fee(s) Transmittal. This certificate cannot be used for any other accompanying papers. Each additional paper, such as an assignment or formal drawing, must have its own certificate of mailing or transmission. CURRENT CORRESPONDENCE ADDRESS (Note: Use Block 1 for any change of address) Certificate of Mailing or Transmission 22850 04/15/2020 I hereby certify that this Fee(s) Transmittal is being deposited with the United OBLON, MCCLELLAND, MAIER & NEUSTADT, L.L.P. States Postal Service with sufficient postage for first class mail in an envelope addressed to the Mail Stop ISSUE FEE address above, or being transmitted to the USPTO via EFS-Web or by facsimile to (571) 273-2885, on the date below. 1940 DUKE STREET ALEXANDRIA, VA 22314 (Typed or printed nan (Date APPLICATION NO. FILING DATE FIRST NAMED INVENTOR ATTORNEY DOCKET NO. CONFIRMATION NO. 16/129.082 09/12/2018 Jun FUJIKI 516693US 1059 TITLE OF INVENTION: SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING SAME PUBLICATION FEE DUE PREV. PAID ISSUE FEE APPLN, TYPE ENTITY STATUS ISSUE FEE DUE TOTAL FEE(S) DUE DATE DUE UNDISCOUNTED \$1000 \$0.00 \$0.00 \$1000 07/15/2020 nonprovisional **EXAMINER** ART UNIT CLASS-SUBCLASS REIDA, MOLLY KAY 2816 257-324000 Change of correspondence address or indication of "Fee Address For printing on the patent front page, list CFR 1.363). (1) The names of up to 3 registered patent attorneys or agents OR, alternatively, ☐ Change of correspondence address (or Change of Correspondence Address form PTO/SB/122) attached. (2) The name of a single firm (having as a member a registered attorney or agent) and the names of up to 2 registered patent attorneys or agents. If no name is ☐ "Fee Address" indication (or "Fee Address" Indication form PTO/ listed, no name will be printed. SB/47; Rev 03-09 or more recent) attached. Use of a Customer Number is required. 3. ASSIGNEE NAME AND RESIDENCE DATA TO BE PRINTED ON THE PATENT (print or type) PLEASE NOTE: Unless an assignee is identified below, no assignee data will appear on the patent. If an assignee is identified below, the document must have been previously recorded, or filed for recordation, as set forth in 37 CFR 3.11 and 37 CFR 3.81(a). Completion of this form is NOT a substitute for filing an assignment. (A) NAME OF ASSIGNEE (B) RESIDENCE: (CITY and STATE OR COUNTRY) Please check the appropriate assignee category or categories (will not be printed on the patent) : 🖵 Individual 🖵 Corporation or other private group entity 🖵 Government ■Issue Fee ☐ Publication Fee (if required) Advance Order - # of Copies 4a. Fees submitted: 4b. Method of Payment: (Please first reapply any previously paid fee shown above) ☐ Electronic Payment via EFS-Web ☐ Enclosed check Non-electronic payment by credit card (Attach form PTO-2038) The Director is hereby authorized to charge the required fee(s), any deficiency, or credit any overpayment to Deposit Account No. Change in Entity Status (from status indicated above) NOTE: Absent a valid certification of Micro Entity Status (see forms PTO/SB/15A and 15B), issue ☐ Applicant certifying micro entity status. See 37 CFR 1.29 fee payment in the micro entity amount will not be accepted at the risk of application abandonment. NOTE: If the application was previously under micro entity status, checking this box will be taken ☐ Applicant asserting small entity status. See 37 CFR 1.27 to be a notification of loss of entitlement to micro entity status NOTE: Checking this box will be taken to be a notification of loss of entitlement to small or micro Applicant changing to regular undiscounted fee status. entity status, as applicable.

Page 2 of 3

Date

Registration No.

OMB 0651-0033

NOTE: This form must be signed in accordance with 37 CFR 1.31 and 1.33. See 37 CFR 1.4 for signature requirements and certifications.

Authorized Signature

Typed or printed name

PTOL-85 Part B (08-18) Approved for use through 01/31/2020

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS

P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
16/129,082	129,082 09/12/2018 Jun FUJIKI		516693US	1059	
22850 75	90 04/15/2020	EXAMINER			
OBLON, MCCL	ELLAND, MAIER &	k NEUSTADT, L.L.P.	REIDA, MOLLY KAY		
1940 DUKE STRE	ET				
ALEXANDRIA, V	A 22314	ART UNIT	PAPER NUMBER		
		2816			
		DATE MAILED: 04/15/202	0		

Determination of Patent Term Adjustment under 35 U.S.C. 154 (b)

(Applications filed on or after May 29, 2000)

The Office has discontinued providing a Patent Term Adjustment (PTA) calculation with the Notice of Allowance.

Section 1(h)(2) of the AIA Technical Corrections Act amended 35 U.S.C. 154(b)(3)(B)(i) to eliminate the requirement that the Office provide a patent term adjustment determination with the notice of allowance. See Revisions to Patent Term Adjustment, 78 Fed. Reg. 19416, 19417 (Apr. 1, 2013). Therefore, the Office is no longer providing an initial patent term adjustment determination with the notice of allowance. The Office will continue to provide a patent term adjustment determination with the Issue Notification Letter that is mailed to applicant approximately three weeks prior to the issue date of the patent, and will include the patent term adjustment on the patent. Any request for reconsideration of the patent term adjustment determination (or reinstatement of patent term adjustment) should follow the process outlined in 37 CFR 1.705.

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at 1-(888)-786-0101 or (571)-272-4200.

OMB Clearance and PRA Burden Statement for PTOL-85 Part B

The Paperwork Reduction Act (PRA) of 1995 requires Federal agencies to obtain Office of Management and Budget approval before requesting most types of information from the public. When OMB approves an agency request to collect information from the public, OMB (i) provides a valid OMB Control Number and expiration date for the agency to display on the instrument that will be used to collect the information and (ii) requires the agency to inform the public about the OMB Control Number's legal significance in accordance with 5 CFR 1320.5(b).

The information collected by PTOL-85 Part B is required by 37 CFR 1.311. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 30 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, Virginia 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450. Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

Privacy Act Statement

The Privacy Act of 1974 (P.L. 93-579) requires that you be given certain information in connection with your submission of the attached form related to a patent application or patent. Accordingly, pursuant to the requirements of the Act, please be advised that: (1) the general authority for the collection of this information is 35 U.S.C. 2(b) (2); (2) furnishing of the information solicited is voluntary; and (3) the principal purpose for which the information is used by the U.S. Patent and Trademark Office is to process and/or examine your submission related to a patent application or patent. If you do not furnish the requested information, the U.S. Patent and Trademark Office may not be able to process and/or examine your submission, which may result in termination of proceedings or abandonment of the application or expiration of the patent.

The information provided by you in this form will be subject to the following routine uses:

- The information on this form will be treated confidentially to the extent allowed under the Freedom of Information Act (5 U.S.C. 552) and the Privacy Act (5 U.S.C 552a). Records from this system of records may be disclosed to the Department of Justice to determine whether disclosure of these records is required by the Freedom of Information Act.
- 2. A record from this system of records may be disclosed, as a routine use, in the course of presenting evidence to a court, magistrate, or administrative tribunal, including disclosures to opposing counsel in the course of settlement negotiations.
- 3. A record in this system of records may be disclosed, as a routine use, to a Member of Congress submitting a request involving an individual, to whom the record pertains, when the individual has requested assistance from the Member with respect to the subject matter of the record.
- 4. A record in this system of records may be disclosed, as a routine use, to a contractor of the Agency having need for the information in order to perform a contract. Recipients of information shall be required to comply with the requirements of the Privacy Act of 1974, as amended, pursuant to 5 U.S.C. 552a(m).
- 5. A record related to an International Application filed under the Patent Cooperation Treaty in this system of records may be disclosed, as a routine use, to the International Bureau of the World Intellectual Property Organization, pursuant to the Patent Cooperation Treaty.
- 6. A record in this system of records may be disclosed, as a routine use, to another federal agency for purposes of National Security review (35 U.S.C. 181) and for review pursuant to the Atomic Energy Act (42 U.S.C. 218(c)).
- 7. A record from this system of records may be disclosed, as a routine use, to the Administrator, General Services, or his/her designee, during an inspection of records conducted by GSA as part of that agency's responsibility to recommend improvements in records management practices and programs, under authority of 44 U.S.C. 2904 and 2906. Such disclosure shall be made in accordance with the GSA regulations governing inspection of records for this purpose, and any other relevant (i.e., GSA or Commerce) directive. Such disclosure shall not be used to make determinations about individuals.
- 8. A record from this system of records may be disclosed, as a routine use, to the public after either publication of the application pursuant to 35 U.S.C. 122(b) or issuance of a patent pursuant to 35 U.S.C. 151. Further, a record may be disclosed, subject to the limitations of 37 CFR 1.14, as a routine use, to the public if the record was filed in an application which became abandoned or in which the proceedings were terminated and which application is referenced by either a published application, an application open to public inspection or an issued patent.
- 9. A record from this system of records may be disclosed, as a routine use, to a Federal, State, or local law enforcement agency, if the USPTO becomes aware of a violation or potential violation of law or regulation.

	Application No. 16/129,082						
Notice of Allowability	Examiner MOLLY K REIDA	Art Unit 2816	AIA (FITF) Status Yes				
The MAILING DATE of this communication appear All claims being allowable, PROSECUTION ON THE MERITS IS (herewith (or previously mailed), a Notice of Allowance (PTOL-85) of NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIC of the Office or upon petition by the applicant. See 37 CFR 1.313 at 1. This communication is responsive to RCE filed 03/31/2020. A declaration(s)/affidavit(s) under 37 CFR 1.130(b) was/	OR REMAINS) CLOSED in this app or other appropriate communication GHTS. This application is subject to and MPEP 1308.	lication. If not will be mailed	included in due course. THIS				
2. An election was made by the applicant in response to a rest restriction requirement and election have been incorporated		he interview o	n; the				
3. The allowed claim(s) is/are 1-20. As a result of the allowed Highway program at a participating intellectual property offic http://www.uspto.gov/patents/init_events/pph/index.jsp	ce for the corresponding application.	. For more info					
4. Acknowledgment is made of a claim for foreign priority unde	r 35 U.S.C. § 119(a)-(d) or (f).						
Certified copies:							
a) ☑All b) ☐ Some *c) ☐ None of the:							
1. Certified copies of the priority documents have been received.							
2. Certified copies of the priority documents have	··· —		P P 6 11				
3. Copies of the certified copies of the priority do	cuments have been received in this	national stage	application from the				
International Bureau (PCT Rule 17.2(a)).							
* Certified copies not received:							
Applicant has THREE MONTHS FROM THE "MAILING DATE" noted below. Failure to timely comply will result in ABANDONM THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.		complying wit	h the requirements				
5. CORRECTED DRAWINGS (as "replacement sheets") must	be submitted.						
including changes required by the attached Examiner's Paper No./Mail Date	Amendment / Comment or in the O	ffice action of					
Identifying indicia such as the application number (see 37 CFR 1. sheet. Replacement sheet(s) should be labeled as such in the hea		ngs in the front	(not the back) of each				
6. DEPOSIT OF and/or INFORMATION about the deposit of B attached Examiner's comment regarding REQUIREMENT F			the				
Attachment(s)							
1. Notice of References Cited (PTO-892)	5. Examiner's Amend						
 Information Disclosure Statements (PTO/SB/08), Paper No./Mail Date 03/31/2020. 	6. 🗹 Examiner's Statem	ent of Reason	s for Allowance				
 3. Examiner's Comment Regarding Requirement for Deposit of Biological Material 4. Interview Summary (PTO-413), Paper No./Mail Date. 	7. Other						
/MOLLY K REIDA/	/ROBERT G BACHNE	-R/					
Examiner, Art Unit 2816	Primary Examiner, Art						

Application/Control Number: 16/129,082 Page 2

Art Unit: 2816

Notice of Pre-AIA or AIA Status

The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA.

Request for Continued Examination Under 37 CFR 1.114

A request for continued examination (RCE) under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after allowance or after an Office action under *Ex Parte Quayle*, 25 USPQ 74, 453 O.G. 213 (Comm'r Pat. 1935). Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, prosecution in this application has been reopened pursuant to 37 CFR 1.114. Applicant's submission filed on 03/31/2020 has been entered.

Election/Restrictions

Claim 1 is are allowable. The restriction requirement between a semiconductor device and a method of manufacturing a semiconductor device, as set forth in the Office action mailed on 07/22/2019, has been reconsidered in view of the allowability of claims to the elected invention pursuant to MPEP § 821.04(a). The restriction requirement is hereby withdrawn as to any claim that requires all the limitations of an allowable claim. Specifically, the restriction requirement of 07/22/2019 is withdrawn. Claims 16-20, directed to a method of manufacturing a semiconductor device are no longer withdrawn from consideration because the claim(s) requires all the limitations of an allowable claim. Furthermore, claims 4-9 directed to a semiconductor device are no longer withdrawn from consideration because the claim(s) requires all the limitations of an allowable claim.

In view of the above noted withdrawal of the restriction requirement, applicant is advised that if any claim presented in a continuation or divisional application is anticipated by, or includes all the

Art Unit: 2816

limitations of, a claim that is allowable in the present application, such claim may be subject to

provisional statutory and/or nonstatutory double patenting rejections over the claims of the instant

application.

Once a restriction requirement is withdrawn, the provisions of 35 U.S.C. 121 are no longer

applicable. See In re Ziegler, 443 F.2d 1211, 1215, 170 USPQ 129, 131-32 (CCPA 1971). See also MPEP §

804.01.

Priority

Receipt is acknowledged of certified copies of papers required by 37 CFR 1.55.

Information Disclosure Statement

The information disclosure statement (IDS) submitted on 09/12/2018 and 03/31/2020 have

been considered by the examiner.

Allowable Subject Matter

Claims 1-20 are allowed.

The following is an examiner's statement of reasons for allowance:

Re independent claim 1, there is no teaching, suggestion, or motivation from the prior art of

record, nor does the prior art of record otherwise make obvious the limitations of "...a semiconductor

substrate including a formed in an upper layer portion of the semiconductor substrate; a first conductive

film...coupled to the diode; a semiconductor member piercing the stacked body an being connected to

first conductive film...", in combination with the other limitations.

Re independent claim 16, there is no teaching, suggestion, or motivation from the prior art of

record, nor does the prior art of record otherwise make obvious the limitations of "...forming a diode in

Micron Ex. 1041, p. 175 Micron v. YMTC IPR2025-00119

Art Unit: 2816

an upper layer portion of a semiconductor substrate...forming a conductive film...coupled to the

diode...forming a semiconductor member...the semiconductor member being connected to the first

conductive film...", in combination with the other limitations.

Re independent claim 19, there is no teaching, suggestion, or motivation from the prior art of

record, nor does the prior art of record otherwise make obvious the limitations of "...forming a diode in

an upper layer portion of a semiconductor substrate...forming a first conductive film...coupled to the

diode...forming a semiconductor member...the semiconductor member being connected to the first

conductive film...", in combination with the other limitations.

Conclusion

Any comments considered necessary by applicant must be submitted no later than the

payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee.

Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Any inquiry concerning this communication or earlier communications from the examiner

should be directed to MOLLY KAY REIDA whose telephone number is (571)272-4237. The examiner can

normally be reached on M-F 8:30-5:00PM.

Examiner interviews are available via telephone, in-person, and video conferencing using a

USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use

the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor,

Zandra Smith can be reached on 571-272-1864. The fax phone number for the organization where this

application or proceeding is assigned is 571-273-8300.

Micron Ex. 1041, p. 176 Micron v. YMTC

Page 4

IPR2025-00119

Art Unit: 2816

Information regarding the status of an application may be obtained from the Patent Application

Information Retrieval (PAIR) system. Status information for published applications may be obtained

from either Private PAIR or Public PAIR. Status information for unpublished applications is available

through Private PAIR only. For more information about the PAIR system, see https://ppair-

my.uspto.gov/pair/PrivatePair. Should you have questions on access to the Private PAIR system, contact

the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a

USPTO Customer Service Representative or access to the automated information system, call 800-786-

9199 (IN USA OR CANADA) or 571-272-1000.

/MOLLY K REIDA/ Examiner, Art Unit 2816

/ROBERT G BACHNER/
Primary Examiner, Art Unit 2898

	Application/Control No.	Applicant(s)/Patent Under Reexamination
Index of Claims	16/129,082	FUJIKI et al.
	Examiner	Art Unit
	MOLLY K REIDA	2816

1	Rejected	-	Cancelled	N	Non-Elected	Α	Appeal
=	Allowed	÷	Restricted	I	Interference	0	Objected

	CLAIMS									
☑ Clair	ns renumbe	red in the sa	ame order as	s presented	by applican	t	☐ CPA		D. 🗆	R.1.47
CL	AIM					DATE				
Final	Original	12/18/2019	04/07/2020							
	1	=	=							
	2	=	=							
	3	=	=							
	4	=	=							
	5	=	=							
	6	=	=							
	7	=	=							
	8	=	=							
	9	=	=							
	10	=	=							
	11	=	=							
	12	=	=							
	13	=	=							
	14	=	=							
	15	=	=							
	16	=	=							
	17	=	=							
	18	=	=							
	19	=	=							
	20	=	=							
	ļ									
	ļ									

U.S. Patent and Trademark Office Part of Paper No.: 20200407

	Application/Control No.	Applicant(s)/Patent Under Reexamination
Issue Classification	16/129,082	FUJIKI et al.
	Examiner	Art Unit
	MOLLY K REIDA	2816

СРС				
Symbol			Туре	Version
H01L	/ 27	11582	F	2013-01-01
H01L	27	/ 1157	I	2013-01-01
H01L	/ 21	76897	I	2013-01-01
H01L	/ 27	J 0727	1	2013-01-01
H01L	/ 27	/ 11573	1	2013-01-01

CPC Combination Sets						
Symbol	Туре	Set	Ranking	Version		

/MOLLY K REIDA/ Examiner, Art Unit 2816	07 April 2020	Total Claims Allowed:		
(Assistant Examiner)	(Date)	20		
/ROBERT G BACHNER/ Primary Examiner, Art Unit 2898	10 April 2020	O.G. Print Claim(s)	O.G. Print Figure	
(Primary Examiner)	(Date)	1	2	

U.S. Patent and Trademark Office

	Application/Control No.	Applicant(s)/Patent Under Reexamination
Issue Classification	16/129,082	FUJIKI et al.
	Examiner	Art Unit
	MOLLY K REIDA	2816

INTERNATIONAL CLASSIFIC	CATION		
CLAIMED			
H01L27/11582	27	11582	
H01L27/1157	/ 27	1157	
H01L27/11573	27	11573	
NON-CLAIMED			
	1		

US ORIGINAL CLAS	SIFICATION						
CLASS SUBCLASS							
CROSS REFERENCES(S)							
CLASS	CLASS SUBCLASS (ONE SUBCLASS PER BLOCK)						
						1	

/MOLLY K REIDA/ Examiner, Art Unit 2816	07 April 2020	Total Claims Allowed:	
(Assistant Examiner)	(Date)	20	
/ROBERT G BACHNER/ Primary Examiner, Art Unit 2898	10 April 2020	O.G. Print Claim(s)	O.G. Print Figure
(Primary Examiner)	(Date)	1	2

	Application/Control No.	Applicant(s)/Patent Under Reexamination
Issue Classification	16/129,082	FUJIKI et al.
	Examiner	Art Unit
	MOLLY K REIDA	2816

V	☑ Claims renumbered in the same order as presented by applicant ☐ CPA ☐ T.D. ☐ R.1.47														
CLAIM	s														
Final	Original	Final	Original	Final	Original	Final	Original	Final	Original	Final	Original	Final	Original	Final	Original
<u> </u>															
1															

/MOLLY K REIDA/ Examiner, Art Unit 2816	07 April 2020	Total Claims Allowed:		
(Assistant Examiner)	(Date)	20		
/ROBERT G BACHNER/ Primary Examiner, Art Unit 2898	10 April 2020	O.G. Print Claim(s)	O.G. Print Figure	
(Primary Examiner)	(Date)	1	2	

U.S. Patent and Trademark Office

	Application/Control No.	Applicant(s)/Patent Under Reexamination
Search Notes	16/129,082	FUJIKI et al.
	Examiner	Art Unit
	MOLLY K REIDA	2816

CPC - Sea	rched*		
Symbol		Date	Examiner
H01L27/07	27,11563-11582	12/18/2019	mkr
		•	
CPC Com	oination Sets - Searched*		
Symbol		Date	Examiner
		•	•
US Classi	ication - Searched*		
Class	Subclass	Date	Examiner

^{*} See search history printout included with this form or the SEARCH NOTES box below to determine the scope of the search.

Search Notes							
Search Notes	Date	Examiner					
Inventor(s)	12/18/2019	mkr					
Applicant/Assignee	12/18/2019	mkr					
EAST Text Search	12/18/2019	mkr					
Updated EAST Search	04/07/2020	mkr					

Interference Search							
US Class/CPC Symbol	US Subclass/CPC Group	Date	Examiner				
	US-PGPUB .clm. search	12/18/2019	mkr				
	US-PGPUB .clm. search	04/07/2020	mkr				

Page 1 of 1

U.S. Patent and Trademark Office

Part of Paper No.: 20200407



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

BIB DATA SHEET

CONFIRMATION NO. 1059

SERIAL NUME	BER	FILING or DAT			CLASS	GR	OUP ART	UNIT	ATTC	RNEY DOCKET
16/129,082	2	09/12/2			257		2816			516693US
		RUL								
	APPLICANTS TOSHIBA MEMORY CORPORATION, Minato-ku, JAPAN;									
Shinya AF	INVENTORS Jun FUJIKI, Mie, JAPAN; Shinya ARAI, Yokkaichi, JAPAN; Kotaro FUJII, Yokkaichi, JAPAN;									
** CONTINUING	DATA	/ **********	******	*						
** FOREIGN AP JAPAN 20		TIONS ****** 1987 12/25/20		*****	*					
** IF REQUIRE 10/01/201		EIGN FILING	LICENS	E GRA	ANTED **					
Foreign Priority claimed		Yes No	□ Met ef	to.	STATE OR		IEETS	тот		INDEPENDENT
35 USC 119(a-d) condi			Met af Allowa	ince	COUNTRY	DRA	WINGS	CLAII		CLAIMS
Acknowledged E	Examiner's	Y REIDA/ Signature	Initials		JAPAN		15	20	I	3
ADDRESS										
OBLON, N 1940 DUK ALEXAND UNITED S	KE STR DRIA, V	A 22314	ER & NEU	JSTAD	T, L.L.P.					
TITLE										
SEMICON	IDUCT	OR MEMOR	Y DEVICE	AND	METHOD FOR N	/ANL	JFACTUR	ING SA	ME	
							☐ All Fe	es		
							☐ 1.16 F	ees (Fil	ing)	
		Authority has to			aper EPOSIT ACCOU l	_{NT}	☐ 1.17 F	ees (Pr	ocessi	ng Ext. of time)
		for					☐ 1.18 F	ees (Iss	ue)	
							☐ Other			
							☐ Credit	<u> </u>		

EAST Search History

EAST Search History (Prior Art)

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	4	("20180090509" "20180323207" "20190081065" "20190288003").PN.	US-PGPUB; USPAT	OR	ON	2020/04/07 08:32
L2	279	((("FUJIKI") near3 ("Jun")) OR (("ARAI") near3 ("Shinya")) OR (("FUJII") near3 ("Kotaro"))).INV.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT	OR	ON	2020/04/07 09:37
L3	11	L2 and diode	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT	OR	ON	2020/04/07 09:37
L4	16	L2 and junction	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT	OR	ON	2020/04/07 09:37
L5	16	4 not 3	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT	OR	ON	2020/04/07 09:37
L6	1005197	((("TOSHIBA"))).AS,AANM,ASNM.	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2020/04/07 09:41
L7	2240	H01L27/1157.cpc. and H01L27/11573.cpc. and H01L27/11582.cpc.	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2020/04/07 09:41
L8	423	L6 and L7	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO;	OR	ON	2020/04/07 09:41

			DERWENT; IBM_TDB			
L9	2441379	H01L27/0727.cpc. diode	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2020/04/07 09:41
L10	21	L8 and L9	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2020/04/07 09:41
L11	22798	H01L27/1157.cpc. H01L27/11573.cpc. H01L27/11582.cpc.	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2020/04/07 09:42
L12	116	L6 and L11 and L9	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2020/04/07 09:42
L13	119	(L7 and L9) not L12	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2020/04/07 09:42
L14	953	(L11 and L9) not (L12 L13)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2020/04/07 09:45
L15	189293	(diode with substrate)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO;	OR	ON	2020/0 4 /07 09:57

			DERWENT; IBM_TDB			
L16	32456	H01L27/11563-11582.cpc.	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2020/04/07 09:57
L17	108	(L16 and L15) not (L12 L13 L14)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2020/04/07 09:57
L18	5	L8 and (junction with substrate)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2020/04/07 09:59
L19	23	L6 and L11 and (junction with substrate)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2020/04/07 10:01
L20	79	(L7 and (junction with substrate)) not L12	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2020/04/07 10:10
L22	74	(L7 and (junction with substrate)) not (12 19)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2020/04/07 10:11
L25	542	(L11 and (junction with substrate)) not (12 13 14 19 22)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO;	OR	ON	2020/04/07 10:20

			DERWENT; IBM_TDB			
L26	139514	(junction with substrate)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2020/04/07 11:43
L27	32456	H01L27/11563-11582.cpc.	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2020/04/07 11:43
L28	639	(26 and 27) not (12 13 14 19 22 25)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2020/04/07 11:44
S1	3	("20110073866" "20140085979" "8389990").PN.	US-PGPUB; USPAT	OR	ON	2019/12/18 09:29
S2	267	((("FUJIKI") near3 ("Jun")) OR (("ARAI") near3 ("Shinya")) OR (("FUJII") near3 ("Kotaro"))).INV.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT	OR	ON	2019/12/18 09:31
S3	11	S2 and diode	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT	OR	ON	2019/12/18 09:50
S4	1000175	((("TOSHIBA"))).AS,AANM,ASNM.	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2019/12/18 10:05
S5	1982	H01L27/1157.cpc. and H01L27/11573.cpc. and H01L27/11582.cpc.	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO;	OR	ON	2019/12/18 10:15

			DERWENT; IBM_TDB			
S6	376	S4 and S5	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2019/12/18 10:15
S7	2390977	H01L27/0727.cpc. diode	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2019/12/18 10:15
S8	21	S6 and S7	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2019/12/18 10:15
S9	21290	H01L27/1157.cpc. H01L27/11573.cpc. H01L27/11582.cpc.	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2019/12/18 10:26
S10	112	S4 and S9 and S7	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2019/12/18 10:27
S11	101	(S5 and S7) not S10	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2019/12/18 11:35
S12	904	(S9 and S7) not (S10 S11)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO;	OR	ON	2019/12/18 12:06

			DERWENT; IBM_TDB			
S13	16576	H01L27/11582.cpc.	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2019/12/18 13:46
S14	185319	(diode with substrate)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2019/12/18 13:47
S15	0	(S13 and S14) not (S10 S11 S12)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2019/12/18 13:47
S16	30805	H01L27/11563-11582.cpc.	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2019/12/18 13:48
S17	107	(S16 and S14) not (S10 S11 S12)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2019/12/18 13:49

EAST Search History (Interference)

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L29	762	(diode with substrate).clm. and (memory).clm.	US- PGPUB	OR	ON	2020/04/07 11:54

L30	998	(junction with substrate).clm. and (memory).clm.	US- PGPUB	OR	ON	2020/04/07 11:55
L31	947	30 not 29	US- PGPUB	OR	ON	2020/04/07 11:56
L32	122252	(vertical three 3D) with memory	US- PGPUB	OR	ON	2020/04/07 11:57
L33	268	31 and 32	US- PGPUB	OR	ON	2020/04/07 11:57
S18	753	(diode with substrate).clm. and (memory).clm.	US- PGPUB	OR	ON	2019/12/18 15:01

 $\label{lem:condition} \begin{tabular}{ll} 4/7/2020 & 12:07:27 \ PM \\ C:\Users\mbox{\mbox{\mbox{\sim}} L6129082.wsp} \end{tabular}$

SHEET 1 OF 1

Form PTO 144 (Modified)	9	U.S. DEPARTMENT PATENT AND TRAI	OF COMMERCE DEMARK OFFICE	ATTY DOCKET NO. 516693US		SERIAL 16/129		
			INVENTOR(S) Jun FUJIKI, et al.					
				FILING DATE		GROUP		
				September 12, 2018		2816		
			U.S.	PATENT DOCUMENTS				
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS		LING DATE PPROPRIATE
	AA	2018/0090509	03/29/2018	Zhang et al.				
	AB	2018/0323207	11/08/2018	Shim et al.				
	AC	2019/0081065	03/14/2019	Lee				
	AD	2019/0288003	09/19/2019	Shim et al.				
	ΑE							
	AF							
	AG							
	АН							
	ΑI							
	AJ							
	AK							
	AL							
	AM							
	AN							
			FOREIG	ON PATENT DOCUMENTS				
		DOCUMENT NUMBER	DATE	COUNTRY		YE	TRANS	LATION NO
	AO							
	AP							
	AQ							
	AR							
	AS							
	AT							
	AU							
	AV							
		OTHER REFEI	RENCES (Inclu	uding Author, Title, Date, Pertinent	Pages, et	c.)		
	AW							
	AX							
	AY							
	AZ				Add	itional Ref	erences	sheet(s) attached
Examiner	/MO	LLY K REIDA/			Date cor	nsidered	04/0	7/2020
				on is in conformance with MPEP 609 next communication to applicant.	; Draw line	through o	itation if	not in

PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), by mail or fax, or via EFS-Web.

By mail, send to: Mail Stop ISSUE FEE

Commissioner for Patents

P.O. Box 1450

Alexandria, Virginia 22313-1450

CUSTOMER NUMBER

22850

By fax, send to: (571)-273-2885

INSTRUCTIONS: This form should be used for transmitting the ISSUE FEE and PUBLICATION FEE (if required). Blocks 1 through 5 should be completed where appropriate. All further correspondence including the Patent, advance orders and notification of maintenance fees will be mailed to the current correspondence address as indicated unless corrected below or directed otherwise in Block 1, by (a) specifying a new correspondence address; and/or (b) indicating a separate "FEE ADDRESS" for maintenance fee notifications.

CURRENT CORRESPONDENCE ADDRESS (Note: Use Block 1 for any change of address)

Note: A certificate of mailing can only be used for domestic mailings of the Fee(s) Transmittal. This certificate cannot be used for any other accompanying papers. Each additional paper, such as an assignment or formal drawing, must have its own certificate of mailing or transmission.

Certificate of Mailing or Transmission

I hereby certify that this Fee(s) Transmittal is being deposited with the United States Postal Service with sufficient postage for first class mail in an envelope addressed to the Mail Stop ISSUE FEE address above, or being transmitted to the USPTO via EFS-Web or by facsimile to (571) 273-2885, on the date below.

e USP10 via EFS- web or by facsimile to (3/1) 2/3-2885, on the date below
(Typed or printed name
(Signatur
(Dat

						(Date)
APPLICATION NO.	FILING DATE		FIRST NAMED INVENTOR		ATTORNEY DOCKET NO.	CONFIRMATION NO.
16/129,082	09/12/2018	<u> </u>	Jun FUJIKI		516693US	1059
TITLE OF INVENTION	I: SEMICONDUCTOR 1	MEMORY DEVICE ANI	O METHOD FOR MANUF	ACTURING SAM	ſE	
APPLN. TYPE	ENTITY STATUS	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSU	E FEE TOTAL FEE(S) DUI	E DATE DUE
nonprovisional	UNDISCOUNTED	\$1000	\$0.00	\$0.00	\$1000	07/15/2020
nonprovisional	Chriscochills	Ψ1000	\$0.00	ψ0.00	\$1000	07/15/2020
EYAN	MINER	ART UNIT	CLASS-SUBCLASS			
	OLLY KAY	2816	257-324000			
1. Change of correspond CFR 1.363).	ence address or indicatio	n of "Fee Address" (3/	2. For printing on the p (1) The names of up to	3 registered paten		McClelland,
Change of corresp	ondence address (or Cha	inge of Correspondence	or agents OR, alternativ (2) The name of a singl	•		
Address form PTO/SI	,		registered attorney or a 2 registered patent attor		& Neustadt, L.L.P.	
SB/47; Rev 03-09 or :	lication (or "Fee Address more recent) attached. U	" Indication form PTO/ se of a Customer	listed, no name will be	printed.	3	
Number is required. 3. ASSIGNEE NAME A		A TO BE PRINTED ON	Ι ΓΗΕ PATENT (print or typ	e)		
PLEASE NOTE: Unle	ess an assignee is identifi	ed below, no assignee dat	a will appear on the patent.	If an assignee is ic	dentified below, the document substitute for filing an assig	nt must have been previously
(A) NAME OF ASSI		iii 57 Cr K 5.11 and 57 Cr	(B) RESIDENCE: (CITY		6 6	innent.
TOSHIBA	MEMORY COR	PORATION	N	Ainato-ku, JA	APAN	
Please check the appropr	riate assignee category or	categories (will not be p		*	ration or other private group	entity 🖵 Government
		dication Fee (if required)	Advance Order - #		8	
4b. Method of Payment:	(Please first reapply any	previously paid fee show				
X Electronic Paymen	nt via EFS-Web	Enclosed check	Non-electronic payment by	credit card (Attach	1 form PTO-2038)	
The Director is he	reby authorized to charg	e the required fee(s), any	deficiency, or credit any ov	erpayment to Depo	osit Account No. <u>15-0030</u>	—
5. Change in Entity Sta			NOTE: Absent a valid cer	rtification of Micro	Entity Status (see forms PT	O/SB/15A and 15B), issue
	ng micro entity status. Se		fee payment in the micro	entity amount will	not be accepted at the risk of der micro entity status, checl	f application abandonment.
Applicant asserting small entity status. See 37 CFR 1.27 to be a notification of loss of					micro entity status, e a notification of loss of ent	0
	ng to regular undiscounte		entity status, as applicable	9.		ittement to sman or micro
NOTE: This form must b	be signed in accordance v	with 37 CFR 1.31 and 1.33	3. See 37 CFR 1.4 for signa	ture requirements		
Authorized Signature	- Ando	- Jaska		Date	Surinder Sachar Registration No.	
Typed or printed nam		~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~		Registration N		. 54,445

Page 2 of 3

OMB 0651-0033

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

DOCKET NO: 516693US

IN THE UNITED STATES PATENT & TRADEMARK OFFICE

IN RE APPLICATION OF :

JUN FUJIKI, ET AL. : EXAMINER: REIDA, MOLLY KAY

SERIAL NO: 16/129,082 :

FILED: SEPTEMBER 12, 2018 : GROUP ART UNIT: 2816

FOR: SEMICONDUCTOR MEMORY

DEVICE AND METHOD FOR MANUFACTURING SAME

COMMENTS ON STATEMENT OF REASONS FOR ALLOWANCE

COMMISSIONER FOR PATENTS ALEXANDRIA, VIRGINIA 22313

Commissioner:

Applicants acknowledge with appreciation the indication of allowability of the claimed invention. In response to the Examiner's Statement of Reasons for Allowance in the Notice of Allowance of April 15, 2020, Applicants respectfully submit the following comments.

In the Examiner's Statement of Reasons for Allowance on pages 3-4 of the Notice of Allowance mailed April 15, 2020, the paragraph states in part:

Re independent claim 1, there is no teaching, suggestion, or motivation from the prior art of record, nor does the prior art of record otherwise make obvious the limitations of "...a semiconductor substrate including a formed in an upper layer portion of the semiconductor substrate; a first conductive film...coupled to the diode; a semiconductor member piercing the stacked body an being connected to first conductive film...", in combination with the other limitations.

It is respectfully submitted that independent Claim 1 does not include all of the elements discussed above. Claim 1 does not recite "a semiconductor substrate including a formed in an upper layer portion of the semiconductor substrate." Accordingly, it is respectfully submitted that the above quoted statement does not apply to independent Claim 1

(and claims dependent therefrom), to the extent the language used in the statement differs from the language of the claims.

Respectfully Submitted,

OBLON, McCLELLAND, MAIER & NEUSTADT, L.L.P.

Surinder Sachar Attorney of Record Registration No. 34,423

Judy J. Swann

Registration No. 76,815

Customer Number 22850
Tel. (703) 413-3000
Fax. (703) 413-2220 (OMMN 07/09)

Electronic Patent Application Fee Transmittal							
Application Number:	16129082						
Filing Date:	12-	Sep-2018					
Title of Invention:		SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING SAME					
First Named Inventor/Applicant Name:	Jur	n FUJIKI					
Filer:	Daniel J. Pereira/Dakota Brown						
Attorney Docket Number:	510	5693US					
Filed as Large Entity							
Filing Fees for Utility under 35 USC 111(a)							
Description		Fee Code	Quantity	Amount	Sub-Total in USD(\$)		
Basic Filing:							
Pages:							
Claims:							
Miscellaneous-Filing:							
Petition:							
Patent-Appeals-and-Interference:							
Post-Allowance-and-Post-Issuance:							
UTILITY APPL ISSUE FEE		1501	1	1000	1000		

Description	Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Extension-of-Time:				
Miscellaneous:				
	Tot	al in USD	(\$)	1000

Electronic Ack	knowledgement Receipt
EFS ID:	40005132
Application Number:	16129082
International Application Number:	
Confirmation Number:	1059
Title of Invention:	SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING SAME
First Named Inventor/Applicant Name:	Jun FUJIKI
Customer Number:	22850
Filer:	Daniel J. Pereira/Dakota Brown
Filer Authorized By:	Daniel J. Pereira
Attorney Docket Number:	516693US
Receipt Date:	15-JUL-2020
Filing Date:	12-SEP-2018
Time Stamp:	12:01:31
Application Type:	Utility under 35 USC 111(a)

Payment information:

Submitted with Payment	yes
Payment Type	CARD
Payment was successfully received in RAM	\$1000
RAM confirmation Number	E20207EC01457796
Deposit Account	
Authorized User	

The Director of the USPTO is hereby authorized to charge indicated fees and credit any overpayment as follows:

File Listing: Document	Document Description	File Name	File Size(Bytes)/	Multi	Pages
Number	Document Description	riie Naiile	Message Digest	Part /.zip	(if appl.
			1083659		
1		516693 us.pdf	b8240296eae91c112f5cefb37e97f6230d32 95fd	yes	3
	zip description				
	Document Des	scription	Start	End	
	Issue Fee Payment	t (PTO-85B)	1	1	
	Post Allowance Communi	2	3		
Warnings:					
Information:					
			30488		
2	Fee Worksheet (SB06)	fee-info.pdf	d821b3044fd26e42b5e88dccec01c1d371a 04a39	no	2
Warnings:		<u> </u>	ļı		
Information:					
		Total Files Size (in bytes)	11.	14147	

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS

P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	ISSUE DATE	PATENT NO.	ATTORNEY DOCKET NO.	CONFIRMATION NO.
16/129,082	08/25/2020	10756104	516693US	1059

22850

7590

516693US

08/05/2020

OBLON, MCCLELLAND, MAIER & NEUSTADT, L.L.P. 1940 DUKE STREET ALEXANDRIA, VA 22314

ISSUE NOTIFICATION

The projected patent number and issue date are specified above.

Determination of Patent Term Adjustment under 35 U.S.C. 154 (b)

(application filed on or after May 29, 2000)

The Patent Term Adjustment is 0 day(s). Any patent to issue from the above-identified application will include an indication of the adjustment on the front page.

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Application Assistance Unit (AAU) of the Office of Data Management (ODM) at (571)-272-4200.

APPLICANT(s) (Please see PAIR WEB site http://pair.uspto.gov for additional applicants):

Jun FUJIKI, Mie, JAPAN: TOSHIBA MEMORY CORPORATION, Minato-ku, JAPAN; Shinya ARAI, Yokkaichi, JAPAN; Kotaro FUJII, Yokkaichi, JAPAN;

The United States represents the largest, most dynamic marketplace in the world and is an unparalleled location for business investment, innovation, and commercialization of new technologies. The USA offers tremendous resources and advantages for those who invest and manufacture goods here. Through SelectUSA, our nation works to encourage and facilitate business investment. To learn more about why the USA is the best country in the world to develop technology, manufacture products, and grow your business, visit <u>SelectUSA.gov</u>.

IR103 (Rev. 10/09)