LINDA HALL LIBRARY **5109 CHERRY STREET** KANSAS CITY, MISSOURI

64110-2498

(816) 363-4600 **PHONE** FAX:

(816) 926-8785

16:29

1/20/16 DocServ #: 760423



SHIP TO:

Attn: Karen Sanchez Kirkland & Ellis LLP Location: LHL

Title: Euro ASIC '91 : Palais des congrès, Porte

Maillot, Paris, France, May 27-31, 1991

Shelved as: TK7874.6.E87 1991

Fax:

Phone: 213680-8315

Ariel:

Email: karen.sanchez@kirkland.com

Volume:

Issue:

Date:

Author: Wang

Rush

ElecDel

LHL

ibraries Only)

Article Title: CMOS video cameras

Pages: 100-103, cover, toc,

Accept Non English? Yes

Max Cost: 60.00

Reference Number:

Account Number:

FEDEX Account Number:

Notes: Without stamp will suffice. Need

cover, TOC, and article.

VALEO Ex. 1046 VALEO v. MAGNA IPR2015-014101

EURO ASIC'91



CONFERENCE ORGANIZED BY : Le Club Conception de Circuits à la Demande Institut National Polytechnique de Grenoble

In cooperation with : IEEE Design Automation Technical Committee Association for Computing Machinery/SIGDA





THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, INC.

TABLE OF CONTENTS - EURO ASIC '91

WELCOME
Session: Mixed Analog Devices I Chair: E. Schütz
Advances in High Speed ECL Technology and Interconnection Techniques
DBIMOS: The Mix in One Approach
Session: Mixed Analog Devices II Chair: J.M. Tissandier
A Versatile Building-Block for High-Speed Current-Mode Analog ICS
Electromechanical Contactor
P. Solanti, T. Karema, and H. Tenhunen
A Smart Power IC for High Side Driver Applications
Algorithmic ADC for Use in ASIC Design
Session: Digital Signal Processing ASICs Chair: C. Pitot
KISS-16: Realization of a DSP Optimized for Digital Mobile Radio Systems
A SIMD Machine for Beamforming on a Chip
VLSI Implementation of a Cochlear Model
N. Avellana, F. Garrido, J. Carrabina,
E. Valderrama, and P. Gómez Single Chip PNS Type Port Perellel Adapter for Wester Picture Picture 40
Single Chip RNS Two-Port Parallel Adaptor for Wave Digital Filters
A 16/24-Bit DSP-ASIC Coprocessor for AC Motor Modelling
Session: Chip Architecture Chair: A. Lorenzi
Processor Chip Design on Submicron ASICs
Design and Implementation of a Dedicated Neural Network for
Handwritten Digit Recognition
PY. Alla, L. Masse-Navette, J. Ouali, G. Saucier, S. Knerr, L. Personnaz, and G. Dreyfus
SICURE®— A Crypto Chip for Rapid Encipherment
H.M. Deppermann, J. Gessner, S. Kösters, and S. Wallstab

Reduced Voltage Swing, High Speed CMOS Driver, Receiver Techniques for Multiple Chip Set Applications
Session: High Level Languages Chair: F. Rammig
VHDL in Logic Synthesis-An Applications Perspective
Session: Graphic Application and Image Processing ASICs Chair: R.A. Cottrell
An Image Decoding ASIC for Space-Based Applications
Session: Logic Synthesis Chair: G. Dupenloup
A New Approach to Timing Driven Partitioning of Combinational Logic
Session: High Volume ASICs Chair: T. Baker
A Mixed-Mode ASIC for Interface Control of Smart-Card Parcmeter
Session: Logic Synthesis II Chair: G. De Micheli
An Efficient Program for Logic Synthesis of Mod-2 Sum Expressions

Algebraic Decomposition of MCNC Benchmark FSMs for Logic Synthesis
Session: ASICs for Dedicated Computation and Architectures Chair: J. Huertas
VLSI Chip Set for Floating Point Vector Processing
Extended Operation Set
Pipeline-Based Design for Numerically Controlled Oscillator
Design and Implementation of HRISC2
Searching Processor
Session: High Level Synthesis Chair: S. Marz
Resource Assignment with Different Target Architectures
Flexible Datapath Compilation for Phideo
A New Method for the Minimization of Memory Area in High Level Synthesis
Session: Simulation Chair: D. Auvergne
High Precision SPICE Models for the Simulation of Analogue CMOS Circuits
Power Calculation for High Density CMOS Gate Arrays
ACC: Automatic Cell Characterization
Session: Place and Route Chair: T. Yanagawa
Timing Driven Pin Assignment in a Hierarchical Design Environment
A Genetic Algorithm for the Routing of VLSI Circuits
A New Graph Theoretical Approach to the Selection of Rip-Ups
Optimal Module Orientation by Block Rotation and Wire Length Minimisation

SESSION: ASICS IMPLEMENTED IN EUROCHIP CHAIR: B. COURTOIS Implementation of a Linear Array Element for Matri

Implementation of a Linear Array Element for Matrix Multiplication
J.I. Martinez, and E. Villar Design of a Complex Combinational ASIC with Educational Aims
Serial Data Interface for Telecommunication Satellites
Capability and Automatic Identification of Spurious Attractors
An ASIC for Image Dilation and Erosion
Sensor Driving Integrated Circuit
Session: Multiplier Design Chair: J.C. Rosichini
A Fast Data Path Multiplier
On the Construction of Very Large Integer Multipliers
Session: CAD for Test Chair: T. Ambler
Test Generation Using Cross-Observability Calculations
Comprehensive CAD Support for Boundary Scan Implementation in ASICs
Test Generation of Controllers Using the Synthesis Specifications
Session: ASICs for Telecommunications and Communications Chair: C. Aubert
ASIC Cryptographical Processor Based on DES
The Design of the PRI ASIC
ASIC Chip Set Development for PCM 2 & 3-ary Group MUX and DEMUX with EIS Project
J. Jie 6 Bits Programmable VHF Amplifier
High-Speed CMOS Operational Amplifier

Session: Design for Test/Quality Chair: R. Sedmak
High-Quality Physical Designs of CMOS ICs
Design of Highly Reliable VLSI Processors Incorporating Concurrent
Error Detection/Correction
G. Russell and I.D. Elliott Integrating Verification Testing and Logic Synthesis
Integrating Verification Testing and Logic Synthesis
Session: Test Measurements Techniques
Chair: M. Le Helley
Testing ASICs At-Speed
C. Gauthron
Ultra-High Speed ICs Set for Test System Design
A Temperature and Voltage Measurement Cell for VLSI Circuits
G.M. Quénot, N. Paris, and B. Zavidovique
Session: Industrial Applications
CHAIR: H. VAN NIELEN
Digital Speed Regulation for a Washing Machine Motor
Design of a Robust Analog/Digital ASIC Interface for Hard Industrial Environment 344 J. Suutari, H. Tenhunen, and J. Nikula
ASIC Design Considerations for Power Management in Laptop Computers
An A/D-Chip for Accurate Power Measurement
R. Rauscher and V. Grupe
Using a CMOS ASIC Technology for the Development of an Integrated ISFET Sensor 356 K. Dzahini, F. Gaffiot, and M. Le Helley
Session: Layout Synthesis
CHAIR: J. FREHEL
Evaluation of VLSI Layout Style Implementations for Efficiency
M. Robert, J. Traushessec, G. Cathebras, V. Bonzom, N. Azemard,
D. Deschacht, and D. Auvergne
G2L: System for Converting Low-Level Geometrical Designs to a Higher Level Representation
E. Pajarre, T. Ritoniemi, and H. Tenhunen
Branch-Based Digital Cell Libraries
J.M. Masgonty
Datapath Layout Generation with In-the-Cell Routing and
Optimal Column Resequencing
P.I. Drenth and C. Strolenberg

Session: Verification Chair: L. Claesen

A Review on Formal Methods for Correct VLSI Design	. 378
Application Example of Multi-Level Digital Design Verification by the	
SFG-Tracing Methodology	379
L. Claesen, M. Genoe, E. Verlind, F. Proesmans, and H. De Man	
A Good Input Ordering for Circuit Verification Based on Binary Decision Diagrams G. Saucier and F. Poirot	, 385
Author Index	395

CMOS Video Cameras

G. Wang, D. Renshaw, P. B. Denyer and M. Lu

University of Edinburgh
Department of Electrical Engineering
Mayfield Road
Edinburgh, EH9 3JL, UK.

Abstract

A single chip CMOS video camera is presented, along with design technique and characterization results. The chip comprises a 312×287 pixel photodiode array together with all the necessary sensing, addressing and amplifying circuitry, as well as a 1,000 gate logic processor, which implements synchronization timing to deliver a fully-formatted composite video signal and a further 1,000 gate logic processor, which implements automatic exposure control over a wide range. There are also simple solutions for γ correction and test.

1. Introduction

We introduce a new capability that extends the CMOS ASIC marketplace in a sector of high growth rates. This market sector is that of image sensing and processing, covering applications from electronic cameras to 'smart' vision systems

Camera and vision systems addressed by today's CCD technology appear cumbersome, power-hungry and expensive. The experimental work reported here demonstrates that high-quality image sensors can be implemented entirely in commodity ASIC CMOS technology, operating from single 5v supplies.

The reported chip is a highly-integrated CMOS VLSI camera, shown in Figure 1. Most of the core area is a 312×287 pixel image sensor array, together with the necessary sensing, addressing and amplifying circuitry. The output signal can be either linear or γ corrected. γ correction is achieved by a simple solution which uses the nonlinear I_D - V_{GS} characteristic of an MOS

transistor. The layout of the sensor is custom designed to make it as compact as possible.

At the top (Figure 1) is the 2,000 gate logic processor, laid out using a semi-custom standard-cell compiler. Half of these gates generate synchronization timing, including line-sync and frame-sync signals to format a 625line/50Hz standard composite video output. The other half of the gates are included to electronically control exposure over a wide range (40,000:1), enabling the use of a single fixed-aperture lens. The chip measures $7.58mm \times 7.56mm$, using $1.5 \mu m$, 2 level metal CMOS technology.





Figure 1. Photo-micrograph of single chip video camera

A video camera has been built using this chip along with a 6 MHz clock source, a 5 volt power supply, plus one bipolar transistor and a small number of resistors and capacitors required to match the line impedance to the monitor and decouple the power supply. The picture quality is subjectively excellent, and compares well with commercially available cameras.

2. Image Sensor Block

The architecture of the image sensor is shown in Figure 2. The light sensing area consists of a 312×287 diode array matrix, schematically indicated by the columns and rows of individual photodiodes. The pixel size is $19.6\mu m \times 16\mu m$, giving a light sensing area of $6.12mm \times 4.59mm$. This corresponds to the standard 1/2" format.



* CVO -- composite video output

Figure 2. Architecture of the image sensor

The photodiodes are accessed on the basis of sequential selection of each row through a verti-

cal shift register. At the top of each column is a sense amplifier. The sensed information is read out sequentially along the x-direction under control of a horizontal shift register. At the end of the path there is an output amplifier [1,2].

The sense amplifier is a single-ended differential charge integrator. Its performance demands an accurate capacitor, formed by metal1/metal2 and metal1/poly. However, commodity ASIC CMOS technology sometimes can not guarantee the resulting capacitance values. We designed a gain-controllable integrator, shown in Figure. 3, which allows wide range of programmable variation of the capacitance value.




Figure 3. Integrator with programmable gain and self compensation

The main concern in the output stage design is the read-out speed required to achieve high resolution. A 6 MHz clock was chosen for this design; this gives a horizontal resolution of 312 pixels. The resultant picture quality is assured by a two stage output buffer with sample and hold function.

3. Automatic Exposure Control

The device automatically controls its exposure over a range of 40,000:1. Control is achieved by varying the integration time prior to reading each row of pixels. The integration time can be as long as one field, or as short as three cycles of the pixel clock(about 500ns).

The exposure is set by monitoring the video stream and estimating the fractions of each picture which are very white and very black. On the basis of this information, the device decides whether the picture contrast is acceptable, or too white, or too dark. If necessary, the exposure time is then changed, in the appropriate direction.

4. Generation of the Video Format Signal

Figure 4 shows a block diagram for the generation of the video formatted signal. The γ corrected image data is multiplexed with the sync-level and blanking-level, controlled by timing control signals, which are provided from the video timing block. A bipolar transistor (emitter follower) is needed to provide a low impedance output.




Figure 4. Generation of the video output

5. Simple Solution for γ Correction

The analogue image data needs to be γ corrected, to compensate for the nonlinearity of monitor tubes [3]. This is usually implemented using discrete components e.g. a ladder-network of diodes, resistors and reference voltages. Unfortunately, this is not suitable for integration. In this design γ correction is achieved by a simple solution which uses the nonlinear $\rm I_{D^-}V_{GS}$ characteristic of an MOS FET, as shown

in Figure 5.




Figure 5. Gamma corrector

SPICE simulation was carried out and a simulation result is shown in Figure 6. A theoretical curve of ideal γ correction ($\gamma = 0.45$) is also shown in Figure 6.




Figure 6. Gamma correction curves

6. Simple Solution for Test

Special consideration has been given to make it possible to carry out digital wafer test which is as complete as possible. The analogue parts are also tested by making them produce digital outputs, so avoiding a requirement for full analogue test. The test includes bit-line tests and word-line tests. Only a 0.78% increase in chip area was required to implement the on chip

hardware necessary for this form of testing (Figure 2). The individual photo pixels may be tested if a sufficiently long vector set is allowable.

The chip can also self-generate a checkerboard pattern which may be displayed on a monitor screen, or captured by a frame grabber. This pattern can be used not only to find defective pixels, but also to check analogue performance parameters, such as read out speed and uniformity.

7. Eliminating Noise

Complete guard rings are put around all analogue parts to minimize interference from the digital parts. Routing is arranged with priority to analogue output and analogue power supplies. Analogue power supplies and digital supplies are separated, and supplies to different analogue parts are divided where necessary.

There are two sources of fixed pattern noise: threshold variation in the MOS pixel access transistors causing speckles, and mismatches between the column sense amplifiers causing vertical stripes. The solution to the pixel threshold variation is to reduce the pixel reset voltage below (Vdd-Vt) so that the reset voltage is insensitive to the variation of the threshold Vt.

Column fixed pattern noise arises mostly from offset mismatches in the column sense amplifiers. We have successfully eliminated this problem by automatically compensating each amplifier to give zero offset during each line synchronization interval.

8. Characterization

An optical test measurement set-up was used to characterize the camera. The following table summarize the measured results of the performance characterization experiments. The parameters of typical monochrome CCD cameras are also given for comparison.

parameter	CMOS	CCD
operating voltage	5v	12v
for camera	. 30	120
power dissipation for chip	50mW	
power dissipation	200mW	1W
for camera		
s.n.r.	51dB	52dB
exposure range	40,000:1	300:1
saturation level	20lux	20lux
antiblooming factor	100x	100x
dark current*	0.0004	0.005

^{*} as fraction of saturation at room temperature, 20msec integration time

9. Conclusions

We have developed several design techniques to achieve a single chip camera, in unmodified CMOS technology, which matches the performance of CCD cameras. The design has proven that three technical barriers which most greatly influence new product development; cost, power consumption and size, are all dramatically reduced over today's solid-state camera technologies.

10. Acknowledgements

We acknowledge support received from the Science and Engineering Research Council (Grant GR/F 36538 IED2/1/1159).

11. References

- [1] D. Renshaw, et. al., "ASIC Vision", Proc. IEEE Custom Integrated Circuits Conference, 1990, pp 3038-3041.
- [2] D. Renshaw, et. al., "ASIC Image Sensors", Proc. IEEE International Symposium on Circuits and Systems, 1990, pp 7.3.1-7.3.4.
- [3] Eugene Trundle, Television and Video Engineers Pocket Book, Heinemann, 1987.